diff options
author | Ralf Baechle <ralf@linux-mips.org> | 1998-03-17 22:05:47 +0000 |
---|---|---|
committer | Ralf Baechle <ralf@linux-mips.org> | 1998-03-17 22:05:47 +0000 |
commit | 27cfca1ec98e91261b1a5355d10a8996464b63af (patch) | |
tree | 8e895a53e372fa682b4c0a585b9377d67ed70d0e /arch/sparc64/kernel/dtlb_miss.S | |
parent | 6a76fb7214c477ccf6582bd79c5b4ccc4f9c41b1 (diff) |
Look Ma' what I found on my harddisk ...
o New faster syscalls for 2.1.x, too
o Upgrade to 2.1.89.
Don't try to run this. It's flaky as hell. But feel free to debug ...
Diffstat (limited to 'arch/sparc64/kernel/dtlb_miss.S')
-rw-r--r-- | arch/sparc64/kernel/dtlb_miss.S | 10 |
1 files changed, 5 insertions, 5 deletions
diff --git a/arch/sparc64/kernel/dtlb_miss.S b/arch/sparc64/kernel/dtlb_miss.S index 04efb1cec..4d71d967c 100644 --- a/arch/sparc64/kernel/dtlb_miss.S +++ b/arch/sparc64/kernel/dtlb_miss.S @@ -1,4 +1,4 @@ -/* $Id: dtlb_miss.S,v 1.13 1997/08/14 19:27:15 davem Exp $ +/* $Id: dtlb_miss.S,v 1.14 1997/10/14 01:48:28 davem Exp $ * dtlb_miss.S: Data TLB miss code, this is included directly * into the trap table. * @@ -53,10 +53,10 @@ /*0x24*/ srlx %g1, 1, %g1 ! PTE offset 2:/*0x28*/ ldxa [%g5 + %g4] ASI_PHYS_USE_EC, %g3 ! Load PMD /*0x2c*/ ldxa [%g3 + %g1] ASI_PHYS_USE_EC, %g5 ! Load PTE - /*0x30*/ brlz,a,pt %g5, 1f ! Valid set? - /*0x34*/ stxa %g5, [%g0] ASI_DTLB_DATA_IN ! TLB load - /*0x38*/ ba,a,pt %xcc, sparc64_dtlb_refbit_catch ! Nope... -1:/*0x3c*/ retry ! Trap return + /*0x30*/ brgez,pn %g5, sparc64_dtlb_refbit_catch ! Valid set? + /*0x34*/ nop ! delay + /*0x38*/ stxa %g5, [%g0] ASI_DTLB_DATA_IN ! TLB load + /*0x3c*/ retry ! Trap return 3: /* ICACHE line 3 */ /*0x40*/ sllx %g1, 22, %g5 ! This is now physical page + PAGE_OFFSET |