summaryrefslogtreecommitdiffstats
path: root/arch/mips64/kernel/smp.c
Commit message (Expand)AuthorAgeFilesLines
* Cleanup the code that handles (bridge) intr path setup. Come up with aKanoj Sarcar2001-03-021-3/+2
* Changes for the sake of IBM's multiqueue scheduler patch.Ralf Baechle2001-02-031-1/+1
* Merge with Linux 2.4.0-test10.Ralf Baechle2000-11-231-2/+2
* Delete unused variable, fix prototype definition.Kanoj Sarcar2000-10-251-1/+1
* Fix over enthusiastic tlbflush optimizations.Kanoj Sarcar2000-08-031-3/+6
* Smarter and more scalable tlb flushing routines. No need to interruptKanoj Sarcar2000-07-301-12/+43
* Fix a (harmless) typo in the SMP save_and_cli definition. Also, markKanoj Sarcar2000-07-171-1/+0
* Set smp_num_cpus in the IP27 specific code. Getting ready to handleKanoj Sarcar2000-06-021-2/+0
* Have the slave cpus go into the reschedule loop to pick up tasks andKanoj Sarcar2000-04-271-1/+1
* First cut at intercpu tlb flushing.Kanoj Sarcar2000-04-221-4/+63
* Per cpu tlbpid (asid) management for SMP. The asid cache is now perKanoj Sarcar2000-04-221-1/+4
* Intercpu interrupt changes: add in dedicated intr levels for rescheduleKanoj Sarcar2000-04-171-16/+81
* Create idle threads for the slave processors and put them in theirKanoj Sarcar2000-04-061-1/+1
* Try to launch all the slave cpus in the system. Currently, I _think_Kanoj Sarcar2000-04-051-0/+1
* Rudimentary sendintr() routine to send intrs to other cpus. This needs toKanoj Sarcar2000-04-011-0/+37
* ip27-timer.c: The timer interrupt for SMP machines must do some extraKanoj Sarcar2000-03-271-0/+6
* Mostly cosmetic changes.Kanoj Sarcar2000-03-261-13/+10
* ip27-irq.c, system.h: implement SMP intr on/off primitives similar to i386.Kanoj Sarcar2000-03-261-0/+10
* MIPS64 SMP, compile only edition. Don't use yet ...Ralf Baechle2000-03-141-0/+80
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-20 06:34:39 +0000