summaryrefslogtreecommitdiffstats
path: root/arch/mips/galileo-boards/ev96100/pci-dma.c
blob: b66cfbff4dfa3eafd39c842d26179684cb9f1c52 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
/*
 * Copyright (C) 2000   Ani Joshi <ajoshi@unixbox.com>
 *
 *
 * Dynamic DMA mapping support.
 *
 * swiped from i386, and cloned for MIPS by Geert.
 *
 */

#include <linux/types.h>
#include <linux/mm.h>
#include <linux/string.h>
#include <linux/pci.h>
#include <asm/io.h>

/*
 * [jsun] We want to return non-cached area so that data can be consistent
 * Apparently on x86, this is not an issue because cache is automatically
 * invalidated.
 *
 * To make we are doing the right thing, I add some extra debug macros.
 */

void *pci_alloc_consistent(struct pci_dev *hwdev, size_t size,
			   dma_addr_t *dma_handle)
{
	void *ret;
	int gfp = GFP_ATOMIC;

        printk("pci_alloc_consistent\n");
	if (hwdev == NULL || hwdev->dma_mask != 0xffffffff)
		gfp |= GFP_DMA;
	ret = (void *)__get_free_pages(gfp, get_order(size));

	if (ret != NULL) {
		dma_cache_inv((unsigned long)ret, size);
		*dma_handle = virt_to_bus(ret);
	}
        ret = (void*) ((unsigned long)ret | 0xA0000000);
        printk("ret %x dma_handle %x\n", ret, *dma_handle);

	return ret;
}

void pci_free_consistent(struct pci_dev *hwdev, size_t size,
			 void *vaddr, dma_addr_t dma_handle)
{
        vaddr = (void*) ((unsigned long)vaddr & ~0xA0000000);
	free_pages((unsigned long)vaddr, get_order(size));
}