1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
|
/* $Id: r2300_fpu.S,v 1.1 1996/06/24 06:35:26 dm Exp $
* r2300_fpu.S: Save/restore floating point context for signal handlers.
*
* This file is subject to the terms and conditions of the GNU General Public
* License. See the file "COPYING" in the main directory of this archive
* for more details.
*
* Copyright (C) 1996 by Ralf Baechle
*
* Multi-arch abstraction and asm macros for easier reading:
* Copyright (C) 1996 David S. Miller (dm@engr.sgi.com)
*/
#include <asm/asm.h>
#include <asm/fpregdef.h>
#include <asm/mipsregs.h>
#include <asm/regdef.h>
#include <asm/sigcontext.h>
.text
.set mips3
.set noreorder
/* Save floating point context */
.align 5
LEAF(r2300_save_fp_context)
mfc0 t0,CP0_STATUS
sll t0,t0,2
bgez t0,1f
nop
cfc1 t0,fcr31
/* Store the 16 odd double precision registers */
swc1 $f0,(SC_FPREGS+0)(a0)
swc1 $f1,(SC_FPREGS+8)(a0)
swc1 $f2,(SC_FPREGS+16)(a0)
swc1 $f3,(SC_FPREGS+24)(a0)
swc1 $f4,(SC_FPREGS+32)(a0)
swc1 $f5,(SC_FPREGS+40)(a0)
swc1 $f6,(SC_FPREGS+48)(a0)
swc1 $f7,(SC_FPREGS+56)(a0)
swc1 $f8,(SC_FPREGS+64)(a0)
swc1 $f9,(SC_FPREGS+72)(a0)
swc1 $f10,(SC_FPREGS+80)(a0)
swc1 $f11,(SC_FPREGS+88)(a0)
swc1 $f12,(SC_FPREGS+96)(a0)
swc1 $f13,(SC_FPREGS+104)(a0)
swc1 $f14,(SC_FPREGS+112)(a0)
swc1 $f15,(SC_FPREGS+120)(a0)
swc1 $f16,(SC_FPREGS+128)(a0)
swc1 $f17,(SC_FPREGS+136)(a0)
swc1 $f18,(SC_FPREGS+144)(a0)
swc1 $f19,(SC_FPREGS+152)(a0)
swc1 $f20,(SC_FPREGS+160)(a0)
swc1 $f21,(SC_FPREGS+168)(a0)
swc1 $f22,(SC_FPREGS+176)(a0)
swc1 $f23,(SC_FPREGS+184)(a0)
swc1 $f24,(SC_FPREGS+192)(a0)
swc1 $f25,(SC_FPREGS+200)(a0)
swc1 $f26,(SC_FPREGS+208)(a0)
swc1 $f27,(SC_FPREGS+216)(a0)
swc1 $f28,(SC_FPREGS+224)(a0)
swc1 $f29,(SC_FPREGS+232)(a0)
swc1 $f30,(SC_FPREGS+240)(a0)
swc1 $f31,(SC_FPREGS+248)(a0)
sw t0,SC_FPC_CSR(a0)
cfc1 t0,$0 # implementation/version
jr ra
.set nomacro
sw t0,SC_FPC_EIR(a0)
.set macro
1:
jr ra
.set nomacro
nop
.set macro
END(r2300_save_fp_context)
/* Restore fpu state:
* - fp gp registers
* - cp1 status/control register
*
* We base the decission which registers to restore from the signal stack
* frame on the current content of c0_status, not on the content of the
* stack frame which might have been changed by the user.
*/
LEAF(r2300_restore_fp_context)
mfc0 t0,CP0_STATUS
sll t0,t0,2
bgez t0,1f
nop
bgez t0,1f
lw t0,SC_FPC_CSR(a0)
/* Restore the 16 odd double precision registers only
* when enabled in the cp0 status register.
*/
ldc1 $f0,(SC_FPREGS+0)(a0)
ldc1 $f1,(SC_FPREGS+8)(a0)
ldc1 $f2,(SC_FPREGS+16)(a0)
ldc1 $f3,(SC_FPREGS+24)(a0)
ldc1 $f4,(SC_FPREGS+32)(a0)
ldc1 $f5,(SC_FPREGS+40)(a0)
ldc1 $f6,(SC_FPREGS+48)(a0)
ldc1 $f7,(SC_FPREGS+56)(a0)
ldc1 $f8,(SC_FPREGS+64)(a0)
ldc1 $f9,(SC_FPREGS+72)(a0)
ldc1 $f10,(SC_FPREGS+80)(a0)
ldc1 $f11,(SC_FPREGS+88)(a0)
ldc1 $f12,(SC_FPREGS+96)(a0)
ldc1 $f13,(SC_FPREGS+104)(a0)
ldc1 $f14,(SC_FPREGS+112)(a0)
ldc1 $f15,(SC_FPREGS+120)(a0)
ldc1 $f16,(SC_FPREGS+128)(a0)
ldc1 $f17,(SC_FPREGS+136)(a0)
ldc1 $f18,(SC_FPREGS+144)(a0)
ldc1 $f19,(SC_FPREGS+152)(a0)
ldc1 $f20,(SC_FPREGS+160)(a0)
ldc1 $f21,(SC_FPREGS+168)(a0)
ldc1 $f22,(SC_FPREGS+176)(a0)
ldc1 $f23,(SC_FPREGS+184)(a0)
ldc1 $f24,(SC_FPREGS+192)(a0)
ldc1 $f25,(SC_FPREGS+200)(a0)
ldc1 $f26,(SC_FPREGS+208)(a0)
ldc1 $f27,(SC_FPREGS+216)(a0)
ldc1 $f28,(SC_FPREGS+224)(a0)
ldc1 $f29,(SC_FPREGS+232)(a0)
ldc1 $f30,(SC_FPREGS+240)(a0)
ldc1 $f31,(SC_FPREGS+248)(a0)
jr ra
.set nomacro
ctc1 t0,fcr31
.set macro
1:
jr ra
.set nomacro
nop
.set macro
END(r2300_restore_fp_context)
|
