summaryrefslogtreecommitdiffstats
path: root/arch/mips/orion/serial.8530.c
blob: 69394f8dd86bec93d277840030ef287a29a9b191 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
# 1 "/root/root4/orion/os/regaeos/sys/libsys/serial.8530.c"
 
 
 
 
 
 
# 1 "/root/root4/orion/os/regaeos/sys/include/basics.h" 1
 
 
 
 
 
 
 
 
 





typedef char		S8;
typedef unsigned char	U8;
typedef short		S16;
typedef unsigned short	U16;
typedef int		S32;
typedef unsigned int	U32;
typedef int		BOOL;

 








 
typedef U32 (*U32FUNC)();
typedef S32 (*S32FUNC)();
typedef void (*VFUNC)();




extern void  SerialSetup(U32 baud, U32 console, U32 host, U32 intr_desc);
extern void  SerialPollOn(void);
extern void  SerialPollOff(void);
extern void  SerialPollInit(void);
extern U32 SerialPollConsts(U32 typecode);
extern U8 SerialPollConin(void);
extern void  SerialPollConout(U8 c);
extern U32 SerialPollHststs(U32 typecode);
extern U8 SerialPollHstin(void);
void  SerialPollHstout(U8 c);
void *SerialIntInit(U32 channel,
		    void (*rx_isr)(U32 channel),
		    void (*tx_char)(U32 unit, U32 isr_flag));
U32 SerialIntBaud(U32 channel, void *hdp, U32 baudrate);
void  SerialIntRxioff(U32 channel, void *hdp);
void  SerialIntRxion(U32 channel, void *hdp);
void  SerialIntTxioff(U32 channel, void *hdp);
void  SerialIntTxion(U32 channel, void *hdp);
U32 SerialIntRead(U32 channel, void *hdp, U8 *ch_ptr);
U32 SerialIntWrite(U32 channel, void *hdp, U8 ch);




 
 
 




 
 

typedef U32 instr_t;




 
 
 
typedef volatile struct
{
  U8 control;
  U8 pad1[3];
  U8 data;
  U8 pad2[3];
} Z8530_SCC;

 
 
 



static Z8530_SCC * const scc_port[2  + 1] = { 0, ((Z8530_SCC *) ((unsigned)( 0x1F200108  )|0xA0000000)  ) , ((Z8530_SCC *) ((unsigned)( 0x1F200108  )|0xA0000000)  )  };
static U8 pin;

 
 
 
 
 
 
 
 

typedef volatile struct
{
  U16 time_const;       
  U8 int_mode;          
  U8 rxint_mask;        
  U8 txint_mask;        
  U8 wr3_val;
  U8 wr5_val;
} SCC_DATA;

 
 
 
static SCC_DATA scc_data[2  + 1];
static U32 pROBE_console, pROBE_host;   

 
 
 
 
static U8 Break_Recorded[2  + 1];

 
 
 
 
 
static void (*Rx_Isr[2  + 1])(U32 channel);
static void (*Tx_Isr[2  + 1])(U32 channel, U32 isr_flag);

 
 
 








 
 
 
static U8 rd_ctrl(U32 channel, U8 regnum);
static void  wr_ctrl(U32 channel, U8 regnum, U8 value);
static void  isr_uart(void);
static void  dummy_isr(void);

 
 
 
 
volatile U32 serial_unused;


 
 
 

 
 
 
 
 
 
 
 
static void wr_ctrl(U32 channel, U8 regnum, U8 value)
{
  U32 imask;
  char	tmp;

  if (regnum == 0)     
    {
	 
      tmp = *(char *)(((unsigned)( 0x1FC00000  )|0xA0000000)  );
      scc_port[channel]->control = value;
	 
      tmp = *(char *)(((unsigned)( 0x1FC00000  )|0xA0000000)  );
    }
  else
    {

      imask = splx(7);
	 
      tmp = *(char *)(((unsigned)( 0x1FC00000  )|0xA0000000)  );
      scc_port[channel]->control = regnum;
	 
      tmp = *(char *)(((unsigned)( 0x1FC00000  )|0xA0000000)  );
      scc_port[channel]->control = value;
      splx(imask);
    }
}

 
 
 
 
 
 
 
static U8 rd_ctrl(U32 channel, U8 regnum)
{
  U32 imask;
  U8 value;
  char	tmp;

  if (regnum == 0)     
    {
	 
      tmp = *(char *)(((unsigned)( 0x1FC00000  )|0xA0000000)  );
      value = scc_port[channel]->control;
	 
      tmp = *(char *)(((unsigned)( 0x1FC00000  )|0xA0000000)  );
    }
  else
    {
      imask = splx(7);
	 
      tmp = *(char *)(((unsigned)( 0x1FC00000  )|0xA0000000)  );
      scc_port[channel]->control = regnum;
	 
      tmp = *(char *)(((unsigned)( 0x1FC00000  )|0xA0000000)  );
      value = scc_port[channel]->control;
      splx(imask);
    }

  return value;
}

 
 
 
 
 
 
static void Channel_Enable(U32 channel)
{
 
 
 
  wr_ctrl(channel, 12 , scc_data[channel].time_const & 0xFF);
  wr_ctrl(channel, 13 , scc_data[channel].time_const >> 8);

 
 
 
  wr_ctrl(channel, 14 ,   0x01 );

 
 
 
  wr_ctrl(channel, 3 , scc_data[channel].wr3_val | 1);

 
 
 
  wr_ctrl(channel, 5 , scc_data[channel].wr5_val | 8);

 
 
 
	 
  wr_ctrl(channel, 0 , 0x10 );
  wr_ctrl(channel, 9 , 0x0A );
}

 
 
 
 
 
 
static void Channel_Disable(U32 channel)
{
 
 
 
  wr_ctrl(channel, 14 ,   0x00 );

 
 
 
  wr_ctrl(channel, 3 , scc_data[channel].wr3_val & ~1);

 
 
 
  wr_ctrl(channel, 5 , scc_data[channel].wr5_val & ~8);
}

 
 
 
 
 
 
 
 
 
static U16 Baud_to_TC(U32 baud_rate)
{
  int i;

 
 
 
  const static U32 baudtable[9][2] =
  {  
    {300,    (3686400 /(32*300)-2)},
    {600,    (3686400 /(32*600)-2)},
    {1200,   (3686400 /(32*1200)-2)},
    {2400,   (3686400 /(32*2400)-2)},
    {4800,   (3686400 /(32*4800)-2)},
    {9600,   (3686400 /(32*9600)-2)},
    {19200,  (3686400 /(32*19200)-2)},
    {38400,  (3686400 /(32*38400)-2)},
    {0,      (3686400 /(32*9600)-2)}
  };  

 
 
 
  for (i = 0; baudtable[i][0] && (baudtable[i][0] != baud_rate); i++)
    ;

  return baudtable[i][1];
}

 
 
 
static void dummy_rx_isr(U32 channel) { serial_unused = channel; }


 
 
 
 
static void isr_uart(void)
{
  U8 ipend;
  U32 channel_A, channel_B;
  U32 chipNo;

 
 
 
 
  for (chipNo = 1; chipNo <= (2 /2); chipNo++)
    {
      channel_A = ((chipNo - 1) << 1) + 1;
      channel_B = ((chipNo - 1) << 1) + 2;
     
     
     
      if ((ipend = rd_ctrl(channel_A, 3 )) != 0)
	{
        
        
        
	  if (ipend & 0x08 )
	    {
	   
	   
	   
	      wr_ctrl(channel_A, 15 , 0x00 );
	      Break_Recorded[channel_A] = 1;
	      wr_ctrl(channel_A, 0 , 0x10 );
	    }
	  else if (ipend & scc_data[channel_A].rxint_mask)
	    {
	      (*Rx_Isr[channel_A])(channel_A);
	    }
    
	  if (ipend & scc_data[channel_A].txint_mask)
	    (*Tx_Isr[channel_A])(channel_A, 1);
    
        
        
        
	  if (ipend & 0x01 )
	    {
	      wr_ctrl(channel_B, 15 , 0x00 );
	      Break_Recorded[channel_B] = 1;
	      wr_ctrl(channel_B, 0 , 0x10 );
	    }
	  else if (ipend & scc_data[channel_B].rxint_mask)
	    {
	      (*Rx_Isr[channel_B])(channel_B);
	    }
    
	  if (ipend & scc_data[channel_B].txint_mask)
	    (*Tx_Isr[channel_B])(channel_B, 1);
    
        
        
        
        
	  wr_ctrl(channel_A, 0 , 0x38 );
	}
    }
}

 
 
 

 
 
 
 
 
 
unsigned short save_time_const;
 
void SerialSetup(U32 baud_rate, U32 cnsl_chnl, U32 host_chnl, U32 intr_desc)
{
  int channel;

  pin = 0;
 
 
 
  pROBE_console = cnsl_chnl;
  pROBE_host = host_chnl;

 
 
 
  for (channel = 1; channel <= 2 ; channel++)
    {
      scc_data[channel].int_mode   = 0;
      if ((channel == 1) || (channel == 3))
	{
	  scc_data[channel].rxint_mask = 0x20;
	  scc_data[channel].txint_mask = 0x10;
	}
      else
	{
	  scc_data[channel].rxint_mask = 0x04;
	  scc_data[channel].txint_mask = 0x02;
	}
      scc_data[channel].time_const = Baud_to_TC(baud_rate);
      save_time_const =       scc_data[channel].time_const;
     
     
     
     

     


      if ((channel == 1) || (channel == 3))
	wr_ctrl(channel, 9 , 0x80);
      else
	wr_ctrl(channel, 9 , 0x40);

     


      wr_ctrl(channel, 4 , 0x44);

      wr_ctrl(channel, 1 , 0);



     


      wr_ctrl(channel, 3 , scc_data[channel].wr3_val = 0xC0);

     


      wr_ctrl(channel, 5 , scc_data[channel].wr5_val = 0xE2);

      wr_ctrl(channel, 6 , 0);

      wr_ctrl(channel, 7 , 0);

      wr_ctrl(channel, 9 , 0);

      wr_ctrl(channel, 10 , 0);

      wr_ctrl(channel, 11 , 0x52);



      if (channel == pROBE_console)
	{
	  Rx_Isr[channel] = dummy_rx_isr;
	  wr_ctrl(channel, 15 , 0x80 );
	  scc_data[channel].int_mode   = 0x01 ;
	  wr_ctrl(channel, 1 , 0x01 );
	}
      else
	wr_ctrl(channel, 15 , 0x00 );
    }

 
 
 
  Break_Recorded[1] = Break_Recorded[2] = 0;
  Break_Recorded[3] = Break_Recorded[4] = 0;

}

 
 
 
 
 
 
 
void SerialPollOn(void)
{
 
 
 
  wr_ctrl(pROBE_console, 9 , 0);
}

 
 
 
 
 
 
 
 
void SerialPollOff(void)
{
  wr_ctrl(pROBE_console, 9 , 0x0A );
}

 
 
 
 
void SerialPollInit(void)
{
  Channel_Enable(pROBE_console);

  if (pROBE_host)
    {
      Channel_Enable(pROBE_host);
    }
}

 
 
 
 
 
 
 
 
 
 
U32 SerialPollChanSts(long channel)
{
  U8 reg_val;

 
 
 
  if (Break_Recorded[channel])
    {
     
     
     
     
     
      do  {
	wr_ctrl(channel, 0 , 0x30 );
	wr_ctrl(channel, 0 , 0x10 );
      }
      while (rd_ctrl(channel, 0 ) & 0x80 );

      Break_Recorded[channel] = 0;
      wr_ctrl(channel, 15 , 0x80 );
      return 2;    
    }

  for (;;)
    {
      reg_val = rd_ctrl(channel, 0 );

      if (reg_val & 0x80 )
	{
	 
	 
	 
	 
	  do  {
	    wr_ctrl(channel, 0 , 0x30 );
	    wr_ctrl(channel, 0 , 0x10 );
	  }
	  while (rd_ctrl(channel, 0 ) & 0x80 );

	  reg_val = scc_port[channel]->data;   
	  return 2;     
	}
      else if (reg_val & 0x01 )
	{
	 
	 
	 
	 
	 
	 
	  reg_val = rd_ctrl(channel, 1 );

	  if ((reg_val & 0x70 ) == 0)
	    {
	      rd_ctrl(channel, 0 );
	      return 1;
	    }
	  else
	    {
	      SerialPollConin();
	      wr_ctrl(channel, 0 , 0x30 );
	    }
	}
      else
	 
	 
	 
	return 0;
    }
}

 
 
 
 
 
 
 
 
 
 
U32 SerialPollConsts(U32 typecode)
{
  serial_unused = typecode; 
  return (SerialPollChanSts(pROBE_console));
}
 
 
 
 
 
 
 
 
 
U8 SerialPollChanIn(long channel)
{
  return scc_port[channel]->data;
}

 
 
 
 
 
 
 
 
U8 SerialPollConin(void)
{
  return (SerialPollChanIn(pROBE_console));
}

 
 
 
 
 
 
void SerialPollChanOut(U32 channel, U8 c)
{
  while ((rd_ctrl(channel, 0 ) & 0x04 ) == 0)
    ;

  scc_port[channel]->data = c;                         
}

 
 
 
 
 
 
extern char* mem2hex( char* mem,
		      char* buf,
		      int   count);
extern void putpacket(char * buffer);


void SerialPollConout(U8 c)
{
  SerialPollChanOut(pROBE_console, c);
}

 
 
 
 
 
 
 
 
 
U32 SerialPollHststs(U32 typecode)
{
  U8 reg_val;
  U32 ret_code;

  serial_unused = typecode; 

 
 
 
 
  ret_code = 3;

  while (ret_code == 3)
    {
      reg_val = rd_ctrl(pROBE_host, 0 );

      if (reg_val & 0x01 )
	{
	 
	 
	 
	 
	 
	 
	  reg_val = rd_ctrl(pROBE_host, 1 );

	  if ((reg_val & 0x20 ) == 0)
	    {
	      reg_val = rd_ctrl(pROBE_host, 0 );
	      ret_code = 1;
	    }
	  else
	    SerialPollHstin();
	}
      else
	 
	 
	 
	ret_code = 0;
    }

  return ret_code;
}

 
 
 
 
 
 
 
 
U8 SerialPollHstin(void)
{
  return scc_port[pROBE_host]->data;
}

 
 
 
 
 
 
void SerialPollHstout(U8 c)
{
  while ((rd_ctrl(pROBE_host, 0 ) & 0x04 ) == 0)
    ;

  scc_port[pROBE_host]->data = c;       
}

# 1015 "/root/root4/orion/os/regaeos/sys/libsys/serial.8530.c"


void SerialBreak(int channel)
{
  Break_Recorded[channel] = 1;
}