1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
|
/*
* Catch-all for Orion-specific code that doesn't fit easily elsewhere.
* -- Cort
*/
#include <linux/config.h>
#include <linux/errno.h>
#include <linux/hdreg.h>
#include <linux/init.h>
#include <linux/ioport.h>
#include <linux/sched.h>
#include <linux/kernel.h>
#include <linux/mm.h>
#include <linux/stddef.h>
#include <linux/string.h>
#include <linux/unistd.h>
#include <linux/ptrace.h>
#include <linux/malloc.h>
#include <linux/user.h>
#include <linux/utsname.h>
#include <linux/a.out.h>
#include <linux/tty.h>
#include <linux/interrupt.h>
#ifdef CONFIG_BLK_DEV_RAM
#include <linux/blk.h>
#endif
#include <linux/ide.h>
#ifdef CONFIG_RTC
#include <linux/timex.h>
#endif
#include <asm/asm.h>
#include <asm/bootinfo.h>
#include <asm/cachectl.h>
#include <asm/io.h>
#include <asm/stackframe.h>
#include <asm/system.h>
#include <asm/cpu.h>
#include <linux/sched.h>
#include <linux/bootmem.h>
#include <asm/addrspace.h>
#include <asm/bootinfo.h>
#include <asm/mc146818rtc.h>
#include <asm/orion.h>
char arcs_cmdline[CL_SIZE] = { "console=ttyS0,19200" };
extern int _end;
static unsigned char orion_rtc_read_data(unsigned long addr)
{
return 0;
}
static void orion_rtc_write_data(unsigned char data, unsigned long addr)
{
}
static int orion_rtc_bcd_mode(void)
{
return 0;
}
struct rtc_ops orion_rtc_ops = {
&orion_rtc_read_data,
&orion_rtc_write_data,
&orion_rtc_bcd_mode
};
extern void InitCIB(void);
extern void InitQpic(void);
extern void InitCupid(void);
void __init orion_setup(void)
{
extern void (*board_time_init)(struct irqaction *irq);
void orion_time_init(struct irqaction *);
rtc_ops = &orion_rtc_ops;
board_time_init = orion_time_init;
mips_io_port_base = GT64120_BASE;
InitCIB();
InitQpic();
InitCupid();
}
#define PFN_UP(x) (((x) + PAGE_SIZE-1) >> PAGE_SHIFT)
#define PFN_ALIGN(x) (((unsigned long)(x) + (PAGE_SIZE - 1)) & PAGE_MASK)
unsigned long mem_size;
int __init prom_init(int a, char **b, char **c, int *d)
{
unsigned long free_start, free_end, start_pfn, bootmap_size;
extern unsigned long orion_initrd_start[], orion_initrd_size;
mips_machgroup = MACH_GROUP_ORION;
/* 64 MB non-upgradable */
mem_size = 64 << 20;
free_start = PHYSADDR(PFN_ALIGN(&_end));
free_end = mem_size;
start_pfn = PFN_UP((unsigned long)&_end);
/* Register all the contiguous memory with the bootmem allocator
and free it. Be careful about the bootmem freemap. */
bootmap_size = init_bootmem(start_pfn, mem_size >> PAGE_SHIFT);
/* Free the entire available memory after the _end symbol. */
free_start += bootmap_size;
free_bootmem(free_start, free_end-free_start);
initrd_start = (ulong)orion_initrd_start;
initrd_end = (ulong)orion_initrd_start + (ulong)orion_initrd_size;
initrd_below_start_ok = 1;
return 0;
}
void prom_free_prom_memory (void)
{
}
int page_is_ram(unsigned long pagenr)
{
if ( pagenr < (mem_size >> PAGE_SHIFT) )
return 1;
return 0;
}
|
