summaryrefslogtreecommitdiffstats
path: root/arch/sparc64/lib/checksum.S
blob: 703370fc64d4932a33d37d9f6fafde28ab77401b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
/* checksum.S: Sparc V9 optimized checksum code.
 *
 *  Copyright(C) 1995 Linus Torvalds
 *  Copyright(C) 1995 Miguel de Icaza
 *  Copyright(C) 1996 David S. Miller
 *  Copyright(C) 1997 Jakub Jelinek
 *
 * derived from:
 *	Linux/Alpha checksum c-code
 *      Linux/ix86 inline checksum assembly
 *      RFC1071 Computing the Internet Checksum (esp. Jacobsons m68k code)
 *	David Mosberger-Tang for optimized reference c-code
 *	BSD4.4 portable checksum routine
 */

#include <asm/errno.h>
#include <asm/head.h>
#include <asm/ptrace.h>
#include <asm/asi.h>
#include <asm/page.h>

	/* The problem with the "add with carry" instructions on Ultra
	 * are two fold.  Firstly, they cannot pair with jack shit,
	 * and also they only add in the 32-bit carry condition bit
	 * into the accumulated sum.  The following is much better.
	 *
	 * This should run at max bandwidth for ecache hits, a better
	 * technique is to use VIS and fpu operations. This is already
	 * done for csum_partial, needs to be written for the copy stuff
	 * still.
	 */

	.text
	.globl __csum_partial_copy_start, __csum_partial_copy_end
__csum_partial_copy_start:

	/* I think I have an erection...  Once _AGAIN_ the SunSoft
	 * engineers are caught asleep at the keyboard, tsk tsk...
	 */
#define CSUMCOPY_ECACHE_LOAD(src, off, t0, t1, t2, t3, t4, t5, t6, t7)			\
	ldxa		[src + off + 0x00] %asi, t0;					\
	ldxa		[src + off + 0x08] %asi, t1;					\
	ldxa		[src + off + 0x10] %asi, t2;					\
	ldxa		[src + off + 0x18] %asi, t3;					\
	ldxa		[src + off + 0x20] %asi, t4;					\
	ldxa		[src + off + 0x28] %asi, t5;					\
	ldxa		[src + off + 0x30] %asi, t6;					\
	ldxa		[src + off + 0x38] %asi, t7;					\
	nop; nop; /* DO NOT TOUCH THIS!!!!! */

#define CSUMCOPY_EC_STALIGNED_LDNXT(src, dest, off, sum, t0, t1, t2, t3, t4, t5, t6, t7)\
	stx		t0, [dest + off - 0x40];					\
	addcc		sum, t0, sum;							\
	bcc,pt		%xcc, 11f;							\
	 ldxa		[src + off + 0x00] %asi, t0;					\
	add		sum, 1, sum;							\
11:	stx		t1, [dest + off - 0x38];					\
	addcc		sum, t1, sum;							\
	bcc,pt		%xcc, 12f;							\
	 ldxa		[src + off + 0x08] %asi, t1;					\
	add		sum, 1, sum;							\
12:	stx		t2, [dest + off - 0x30];					\
	addcc		sum, t2, sum;							\
	bcc,pt		%xcc, 13f;							\
	 ldxa		[src + off + 0x10] %asi, t2;					\
	add		sum, 1, sum;							\
13:	stx		t3, [dest + off - 0x28];					\
	addcc		sum, t3, sum;							\
	bcc,pt		%xcc, 14f;							\
	 ldxa		[src + off + 0x18] %asi, t3;					\
	add		sum, 1, sum;							\
14:	stx		t4, [dest + off - 0x20];					\
	addcc		sum, t4, sum;							\
	bcc,pt		%xcc, 15f;							\
	 ldxa		[src + off + 0x20] %asi, t4;					\
	add		sum, 1, sum;							\
15:	stx		t5, [dest + off - 0x18];					\
	addcc		sum, t5, sum;							\
	bcc,pt		%xcc, 16f;							\
	 ldxa		[src + off + 0x28] %asi, t5;					\
	add		sum, 1, sum;							\
16:	stx		t6, [dest + off - 0x10];					\
	addcc		sum, t6, sum;							\
	bcc,pt		%xcc, 17f;							\
	 ldxa		[src + off + 0x30] %asi, t6;					\
	add		sum, 1, sum;							\
17:	stx		t7, [dest + off - 0x08];					\
	addcc		sum, t7, sum;							\
	bcc,pt		%xcc, 18f;							\
	 ldxa		[src + off + 0x38] %asi, t7;					\
	add		sum, 1, sum;							\
18:

#define CSUMCOPY_EC_STUNALIGN_LDNXT(src, dest, off, sum, t0, t1, t2, t3, t4, t5, t6, t7)\
	stw		t0, [dest + off - 0x3c];					\
	addcc		sum, t0, sum;							\
	srlx		t0, 32, t0;							\
	stw		t0, [dest + off - 0x40];					\
	bcc,pt		%xcc, 21f;							\
	 ldxa		[src + off + 0x00] %asi, t0;					\
	add		sum, 1, sum;							\
21:	stw		t1, [dest + off - 0x34];					\
	addcc		sum, t1, sum;							\
	srlx		t1, 32, t1;							\
	stw		t1, [dest + off - 0x38];					\
	bcc,pt		%xcc, 22f;							\
	 ldxa		[src + off + 0x08] %asi, t1;					\
	add		sum, 1, sum;							\
22:	stw		t2, [dest + off - 0x2c];					\
	addcc		sum, t2, sum;							\
	srlx		t2, 32, t2;							\
	stw		t2, [dest + off - 0x30];					\
	bcc,pt		%xcc, 23f;							\
	 ldxa		[src + off + 0x10] %asi, t2;					\
	add		sum, 1, sum;							\
23:	stw		t3, [dest + off - 0x24];					\
	addcc		sum, t3, sum;							\
	srlx		t3, 32, t3;							\
	stw		t3, [dest + off - 0x28];					\
	bcc,pt		%xcc, 24f;							\
	 ldxa		[src + off + 0x18] %asi, t3;					\
	add		sum, 1, sum;							\
24:	stw		t4, [dest + off - 0x1c];					\
	addcc		sum, t4, sum;							\
	srlx		t4, 32, t4;							\
	stw		t4, [dest + off - 0x20];					\
	bcc,pt		%xcc, 25f;							\
	 ldxa		[src + off + 0x20] %asi, t4;					\
	add		sum, 1, sum;							\
25:	stw		t5, [dest + off - 0x14];					\
	addcc		sum, t5, sum;							\
	srlx		t5, 32, t5;							\
	stw		t5, [dest + off - 0x18];					\
	bcc,pt		%xcc, 26f;							\
	 ldxa		[src + off + 0x28] %asi, t5;					\
	add		sum, 1, sum;							\
26:	stw		t6, [dest + off - 0x0c];					\
	addcc		sum, t6, sum;							\
	srlx		t6, 32, t6;							\
	stw		t6, [dest + off - 0x10];					\
	bcc,pt		%xcc, 27f;							\
	 ldxa		[src + off + 0x30] %asi, t6;					\
	add		sum, 1, sum;							\
27:	stw		t7, [dest + off - 0x04];					\
	addcc		sum, t7, sum;							\
	srlx		t7, 32, t7;							\
	stw		t7, [dest + off - 0x08];					\
	bcc,pt		%xcc, 28f;							\
	 ldxa		[src + off + 0x38] %asi, t7;					\
	add		sum, 1, sum;							\
28:

#define CSUMCOPY_EC_STALIGNED(dest, off, sum, t0, t1, t2, t3, t4, t5, t6, t7)		\
	addcc		sum, t0, sum;							\
	bcc,pt		%xcc, 31f;							\
	 stx		t0, [dest + off + 0x00];					\
	add		sum, 1, sum;							\
31:	addcc		sum, t1, sum;							\
	bcc,pt		%xcc, 32f;							\
	 stx		t1, [dest + off + 0x08];					\
	add		sum, 1, sum;							\
32:	addcc		sum, t2, sum;							\
	bcc,pt		%xcc, 33f;							\
	 stx		t2, [dest + off + 0x10];					\
	add		sum, 1, sum;							\
33:	addcc		sum, t3, sum;							\
	bcc,pt		%xcc, 34f;							\
	 stx		t3, [dest + off + 0x18];					\
	add		sum, 1, sum;							\
34:	addcc		sum, t4, sum;							\
	bcc,pt		%xcc, 35f;							\
	 stx		t4, [dest + off + 0x20];					\
	add		sum, 1, sum;							\
35:	addcc		sum, t5, sum;							\
	bcc,pt		%xcc, 36f;							\
	 stx		t5, [dest + off + 0x28];					\
	add		sum, 1, sum;							\
36:	addcc		sum, t6, sum;							\
	bcc,pt		%xcc, 37f;							\
	 stx		t6, [dest + off + 0x30];					\
	add		sum, 1, sum;							\
37:	addcc		sum, t7, sum;							\
	bcc,pt		%xcc, 38f;							\
	 stx		t7, [dest + off + 0x38];					\
	add		sum, 1, sum;							\
38:

#define CSUMCOPY_EC_STUNALIGN(dest, off, sum, t0, t1, t2, t3, t4, t5, t6, t7)		\
	stw		t0, [dest + off + 0x04];					\
	addcc		sum, t0, sum;							\
	srlx		t0, 32, t0;							\
	bcc,pt		%xcc, 41f;							\
	 stw		t0, [dest + off + 0x00];					\
	add		sum, 1, sum;							\
41:	stw		t1, [dest + off + 0x0c];					\
	addcc		sum, t1, sum;							\
	srlx		t1, 32, t1;							\
	bcc,pt		%xcc, 42f;							\
	 stw		t1, [dest + off + 0x08];					\
	add		sum, 1, sum;							\
42:	stw		t2, [dest + off + 0x14];					\
	addcc		sum, t2, sum;							\
	srlx		t2, 32, t2;							\
	bcc,pt		%xcc, 43f;							\
	 stw		t2, [dest + off + 0x10];					\
	add		sum, 1, sum;							\
43:	stw		t3, [dest + off + 0x1c];					\
	addcc		sum, t3, sum;							\
	srlx		t3, 32, t3;							\
	bcc,pt		%xcc, 44f;							\
	 stw		t3, [dest + off + 0x18];					\
	add		sum, 1, sum;							\
44:	stw		t4, [dest + off + 0x24];					\
	addcc		sum, t4, sum;							\
	srlx		t4, 32, t4;							\
	bcc,pt		%xcc, 45f;							\
	 stw		t4, [dest + off + 0x20];					\
	add		sum, 1, sum;							\
45:	stw		t5, [dest + off + 0x2c];					\
	addcc		sum, t5, sum;							\
	srlx		t5, 32, t5;							\
	bcc,pt		%xcc, 46f;							\
	 stw		t5, [dest + off + 0x28];					\
	add		sum, 1, sum;							\
46:	stw		t6, [dest + off + 0x34];					\
	addcc		sum, t6, sum;							\
	srlx		t6, 32, t6;							\
	bcc,pt		%xcc, 47f;							\
	 stw		t6, [dest + off + 0x30];					\
	add		sum, 1, sum;							\
47:	stw		t7, [dest + off + 0x3c];					\
	addcc		sum, t7, sum;							\
	srlx		t7, 32, t7;							\
	bcc,pt		%xcc, 48f;							\
	 stw		t7, [dest + off + 0x38];					\
	add		sum, 1, sum;							\
48:

#define CSUMCOPY_LASTCHUNK(src, dst, sum, off, t0, t1)					\
	ldxa		[src - off - 0x08] %asi, t0;					\
	ldxa		[src - off - 0x00] %asi, t1;					\
	nop; nop;									\
	addcc		t0, sum, sum;							\
	stw		t0, [dst - off - 0x04];						\
	srlx		t0, 32, t0;							\
	bcc,pt		%xcc, 51f;							\
	 stw		t0, [dst - off - 0x08];						\
	add		sum, 1, sum;							\
51:	addcc		t1, sum, sum;							\
	stw		t1, [dst - off + 0x04];						\
	srlx		t1, 32, t1;							\
	bcc,pt		%xcc, 52f;							\
	 stw		t1, [dst - off - 0x00];						\
	add		sum, 1, sum;							\
52:

cc_end_cruft:
	andcc		%o3, 8, %g0		! IEU1	Group
	be,pn		%icc, 1f		! CTI
	 and		%o3, 4, %g5		! IEU0
	ldxa		[%o0 + 0x00] %asi, %g2	! Load	Group
	add		%o1, 8, %o1		! IEU0
	add		%o0, 8, %o0		! IEU1
	addcc		%g2, %g7, %g7		! IEU1	Group + 2 bubbles
	stw		%g2, [%o1 - 0x04]	! Store
	srlx		%g2, 32, %g2		! IEU0
	bcc,pt		%xcc, 1f		! CTI	Group
	 stw		%g2, [%o1 - 0x08]	! Store
	add		%g7, 1, %g7		! IEU0
1:	brz,pt		%g5, 1f			! CTI	Group
	 clr		%g2			! IEU0
	lduwa		[%o0 + 0x00] %asi, %g2	! Load
	add		%o1, 4, %o1		! IEU0	Group
	add		%o0, 4, %o0		! IEU1
	stw		%g2, [%o1 - 0x04]	! Store	Group + 2 bubbles
	sllx		%g2, 32, %g2		! IEU0
1:	andcc		%o3, 2, %g0		! IEU1
	be,pn		%icc, 1f		! CTI	Group
	 clr		%o4			! IEU1
	lduha		[%o0 + 0x00] %asi, %o4	! Load
	add		%o0, 2, %o0		! IEU0	Group
	add		%o1, 2, %o1		! IEU1
	sth		%o4, [%o1 - 0x2]	! Store Group + 2 bubbles
	sll		%o4, 16, %o4		! IEU0
1:	andcc		%o3, 1, %g0		! IEU1
	be,pn		%icc, 1f		! CTI	Group
	 clr		%o5			! IEU0
	lduba		[%o0 + 0x00] %asi, %o5	! Load
	stb		%o5, [%o1 + 0x00]	! Store	Group + 2 bubbles
	sll		%o5, 8, %o5		! IEU0
1:	or		%g2, %o4, %o4		! IEU1
	or		%o5, %o4, %o4		! IEU0	Group
	addcc		%o4, %g7, %g7		! IEU1
	bcc,pt		%xcc, ccfold		! CTI
	 sethi		%uhi(PAGE_OFFSET), %g4	! IEU0	Group
	b,pt		%xcc, ccfold		! CTI
	 add		%g7, 1, %g7		! IEU1

cc_fixit:
	bl,a,pn		%icc, ccte		! CTI
	 andcc		%g1, 0xf, %o3		! IEU1	Group
	andcc		%o0, 1, %g0		! IEU1	Group
	bne,pn		%icc, ccslow		! CTI
	 andcc		%o0, 2, %g0		! IEU1	Group
	be,pn		%icc, 1f		! CTI
	 andcc		%o0, 0x4, %g0		! IEU1	Group
	lduha		[%o0 + 0x00] %asi, %g4	! Load
	sub		%g1, 2, %g1		! IEU0
	add		%o0, 2, %o0		! IEU0	Group
	add		%o1, 2, %o1		! IEU1
	sll		%g4, 16, %g3		! IEU0	Group + 1 bubble
	addcc		%g3, %g7, %g7		! IEU1
	bcc,pt		%xcc, 0f		! CTI
	 srl		%g7, 16, %g3		! IEU0	Group
	add		%g3, 1, %g3		! IEU0	4 clocks (mispredict)
0:	andcc		%o0, 0x4, %g0		! IEU1	Group
	sth		%g4, [%o1 - 0x2]	! Store
	sll		%g7, 16, %g7		! IEU0
	sll		%g3, 16, %g3		! IEU0	Group
	srl		%g7, 16, %g7		! IEU0	Group
	or		%g3, %g7, %g7		! IEU0	Group (regdep)
1:	be,pt		%icc, cc_dword_aligned	! CTI
	 andn		%g1, 0xff, %g2		! IEU1
	lduwa		[%o0 + 0x00] %asi, %g4	! Load	Group
	sub		%g1, 4, %g1		! IEU0
	add		%o0, 4, %o0		! IEU1
	add		%o1, 4, %o1		! IEU0	Group
	addcc		%g4, %g7, %g7		! IEU1	Group + 1 bubble
	stw		%g4, [%o1 - 0x4]	! Store
	bcc,pt		%xcc, cc_dword_aligned	! CTI
	 andn		%g1, 0xff, %g2		! IEU0	Group
	b,pt		%xcc, cc_dword_aligned	! CTI	4 clocks (mispredict)
	 add		%g7, 1, %g7		! IEU0

	.align		32
	.globl		__csum_partial_copy_sparc_generic, csum_partial_copy
csum_partial_copy:
__csum_partial_copy_sparc_generic:		/* %o0=src, %o1=dest, %g1=len, %g7=sum */
	xorcc		%o0, %o1, %o4		! IEU1	Group
	srl		%g7, 0, %g7		! IEU0
	andcc		%o4, 3, %g0		! IEU1	Group
	srl		%g1, 0, %g1		! IEU0
	bne,pn		%icc, ccslow		! CTI
	 andcc		%o0, 7, %g0		! IEU1	Group
	be,pt		%icc, cc_dword_aligned	! CTI
	 andn		%g1, 0xff, %g2		! IEU0
	b,pt		%xcc, cc_fixit		! CTI	Group
	 cmp		%g1, 6			! IEU1
cc_dword_aligned:
	brz,pn		%g2, 3f			! CTI	Group
	 andcc		%o1, 4, %g0		! IEU1	Group (brz uses IEU1)
	be,pn		%icc, ccdbl + 4		! CTI
5:	CSUMCOPY_ECACHE_LOAD(       %o0,    0x00,    %o4,%o5,%g2,%g3,%g4,%g5,%o2,%o3)
	CSUMCOPY_EC_STUNALIGN_LDNXT(%o0,%o1,0x40,%g7,%o4,%o5,%g2,%g3,%g4,%g5,%o2,%o3)
	CSUMCOPY_EC_STUNALIGN_LDNXT(%o0,%o1,0x80,%g7,%o4,%o5,%g2,%g3,%g4,%g5,%o2,%o3)
	CSUMCOPY_EC_STUNALIGN_LDNXT(%o0,%o1,0xc0,%g7,%o4,%o5,%g2,%g3,%g4,%g5,%o2,%o3)
	CSUMCOPY_EC_STUNALIGN(          %o1,0xc0,%g7,%o4,%o5,%g2,%g3,%g4,%g5,%o2,%o3)
10:
	sub		%g1, 256, %g1		! IEU0	Group
	add		%o0, 256, %o0		! IEU1
	andncc		%g1, 0xff, %g0		! IEU1	Group
	bne,pt		%icc, 5b		! CTI
	 add		%o1, 256, %o1		! IEU0
3:	andcc		%g1, 0xf0, %o2		! IEU1	Group
ccmerge:be,pn		%icc, ccte		! CTI
	 andcc		%g1, 0xf, %o3		! IEU1	Group
	sll		%o2, 2, %o4		! IEU0
13:	rd		%pc, %o5		! LSU	Group + 4 clocks
	add		%o0, %o2, %o0		! IEU0	Group
	sub		%o5, %o4, %o5		! IEU1	Group
	jmpl		%o5 + (12f - 13b), %g0	! CTI	Group brk forced
	 add		%o1, %o2, %o1		! IEU0	Group
cctbl:	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0xe8,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0xd8,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0xc8,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0xb8,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0xa8,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0x98,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0x88,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0x78,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0x68,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0x58,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0x48,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0x38,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0x28,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0x18,%g2,%g3)
	CSUMCOPY_LASTCHUNK(%o0,%o1,%g7,0x08,%g2,%g3)
12:
	andcc		%g1, 0xf, %o3		! IEU1	Group
ccte:	bne,pn		%icc, cc_end_cruft	! CTI
	 sethi		%uhi(PAGE_OFFSET), %g4	! IEU0
ccfold:	sllx		%g7, 32, %o0		! IEU0	Group
	addcc		%g7, %o0, %o0		! IEU1	Group (regdep)
	srlx		%o0, 32, %o0		! IEU0	Group (regdep)
	bcs,a,pn	%xcc, 1f		! CTI
	 add		%o0, 1, %o0		! IEU1	4 clocks (mispredict)
1:	retl					! CTI	Group brk forced
	 sllx		%g4, 32,%g4		! IEU0	Group
ccdbl:	CSUMCOPY_ECACHE_LOAD(       %o0,    0x00,    %o4,%o5,%g2,%g3,%g4,%g5,%o2,%o3)
	CSUMCOPY_EC_STALIGNED_LDNXT(%o0,%o1,0x40,%g7,%o4,%o5,%g2,%g3,%g4,%g5,%o2,%o3)
	CSUMCOPY_EC_STALIGNED_LDNXT(%o0,%o1,0x80,%g7,%o4,%o5,%g2,%g3,%g4,%g5,%o2,%o3)
	CSUMCOPY_EC_STALIGNED_LDNXT(%o0,%o1,0xc0,%g7,%o4,%o5,%g2,%g3,%g4,%g5,%o2,%o3)
	CSUMCOPY_EC_STALIGNED(          %o1,0xc0,%g7,%o4,%o5,%g2,%g3,%g4,%g5,%o2,%o3)
11:
	sub		%g1, 256, %g1		! IEU0	Group
	add		%o0, 256, %o0		! IEU1
	andncc		%g1, 0xff, %g0		! IEU1	Group	
	bne,pt		%icc, ccdbl		! CTI
	 add		%o1, 256, %o1		! IEU0
	b,pt		%xcc, ccmerge		! CTI	Group
	 andcc		%g1, 0xf0, %o2		! IEU1

ccslow:	mov	0, %g5
	brlez,pn %g1, 4f
	 andcc	%o0, 1, %o5		
	be,a,pt	%icc, 1f
	 srl	%g1, 1, %o3		
	sub	%g1, 1, %g1	
	lduba [%o0] %asi, %g5
	add	%o0, 1, %o0	
	stb	%g5, [%o1]
	srl	%g1, 1, %o3
	add	%o1, 1, %o1
1:	brz,a,pn %o3, 3f
	 andcc	%g1, 1, %g0
	andcc	%o0, 2, %g0	
	be,a,pt	%icc, 1f
	 srl	%o3, 1, %o3
	lduha [%o0] %asi, %o4
	sub	%g1, 2, %g1	
	srl	%o4, 8, %g2
	sub	%o3, 1, %o3	
	stb	%g2, [%o1]
	add	%o4, %g5, %g5
	stb	%o4, [%o1 + 1]
	add	%o0, 2, %o0	
	srl	%o3, 1, %o3
	add	%o1, 2, %o1
1:	brz,a,pn %o3, 2f		
	 andcc	%g1, 2, %g0
	lda	[%o0] %asi, %o4
5:	srl	%o4, 24, %g2
	srl	%o4, 16, %g3
	stb	%g2, [%o1]
	srl	%o4, 8, %g2
	stb	%g3, [%o1 + 1]
	add	%o0, 4, %o0
	stb	%g2, [%o1 + 2]
	addcc	%o4, %g5, %g5
	stb	%o4, [%o1 + 3]
	addc	%g5, %g0, %g5	! I am now to lazy to optimize this (question is if it
	add	%o1, 4, %o1	! is worthy). Maybe some day - with the sll/srl
	subcc	%o3, 1, %o3	! tricks
	bne,a,pt %icc, 5b
	 lda [%o0] %asi, %o4
	sll	%g5, 16, %g2
	srl	%g5, 16, %g5
	srl	%g2, 16, %g2
	andcc	%g1, 2, %g0
	add	%g2, %g5, %g5 
2:	be,a,pt	%icc, 3f		
	 andcc	%g1, 1, %g0
	lduha [%o0] %asi, %o4
	andcc	%g1, 1, %g0
	srl	%o4, 8, %g2
	add	%o0, 2, %o0	
	stb	%g2, [%o1]
	add	%g5, %o4, %g5
	stb	%o4, [%o1 + 1]
	add	%o1, 2, %o1
3:	be,a,pt	%icc, 1f		
	 sll	%g5, 16, %o4
	lduba [%o0] %asi, %g2
	sll	%g2, 8, %o4	
	stb	%g2, [%o1]
	add	%g5, %o4, %g5
	sll	%g5, 16, %o4
1:	addcc	%o4, %g5, %g5
	srl	%g5, 16, %o4
	addc	%g0, %o4, %g5
	brz,pt	%o5, 4f
	 srl	%g5, 8, %o4
	and	%g5, 0xff, %g2
	and	%o4, 0xff, %o4
	sll	%g2, 8, %g2
	or	%g2, %o4, %g5
4:	addcc	%g7, %g5, %g7
	addc	%g0, %g7, %o0
	retl	
	 srl	%o0, 0, %o0
__csum_partial_copy_end: