blob: 384ea6e6820329b7e017772118ea4eec109991a2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
|
/* $Id: tsunami.h,v 1.5 1996/08/29 09:49:03 davem Exp $
* tsunami.h: Module specific definitions for Tsunami V8 Sparcs
*
* Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
*/
#ifndef _SPARC_TSUNAMI_H
#define _SPARC_TSUNAMI_H
#include <asm/asi.h>
/* The MMU control register on the Tsunami:
*
* -----------------------------------------------------------------------
* | implvers |SW|AV|DV|MV| RSV |PC|ITD|ALC| RSV |PE| RC |IE|DE|RSV|NF|ME|
* -----------------------------------------------------------------------
* 31 24 23 22 21 20 19-18 17 16 14 13-12 11 10-9 8 7 6-2 1 0
*
* SW: Enable Software Table Walks 0=off 1=on
* AV: Address View bit
* DV: Data View bit
* MV: Memory View bit
* PC: Parity Control
* ITD: ITBR disable
* ALC: Alternate Cacheable
* PE: Parity Enable 0=off 1=on
* RC: Refresh Control
* IE: Instruction cache Enable 0=off 1=on
* DE: Data cache Enable 0=off 1=on
* NF: No Fault, same as all other SRMMUs
* ME: MMU Enable, same as all other SRMMUs
*/
#define TSUNAMI_SW 0x00800000
#define TSUNAMI_AV 0x00400000
#define TSUNAMI_DV 0x00200000
#define TSUNAMI_MV 0x00100000
#define TSUNAMI_PC 0x00020000
#define TSUNAMI_ITD 0x00010000
#define TSUNAMI_ALC 0x00008000
#define TSUNAMI_PE 0x00001000
#define TSUNAMI_RCMASK 0x00000C00
#define TSUNAMI_IENAB 0x00000200
#define TSUNAMI_DENAB 0x00000100
#define TSUNAMI_NF 0x00000002
#define TSUNAMI_ME 0x00000001
extern __inline__ void tsunami_flush_icache(void)
{
__asm__ __volatile__("sta %%g0, [%%g0] %0\n\t" : :
"i" (ASI_M_IC_FLCLEAR) : "memory");
}
extern __inline__ void tsunami_flush_dcache(void)
{
__asm__ __volatile__("sta %%g0, [%%g0] %0\n\t" : :
"i" (ASI_M_DC_FLCLEAR) : "memory");
}
#endif /* !(_SPARC_TSUNAMI_H) */
|
