1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
|
/*
* linux/arch/arm/kernel/head-armv.S
*
* Copyright (C) 1994-1999 Russell King
*
* 32-bit kernel startup code for all architectures
*/
#include <linux/config.h>
#include <linux/linkage.h>
#include <asm/assembler.h>
#include <asm/hardware.h>
#include <asm/dec21285.h>
#if (TEXTADDR & 0xffff) != 0x8000
#error TEXTADDR must start at 0xXXXX8000
#endif
#define SWAPPER_PGDIR_OFFSET 0x4000
.globl SYMBOL_NAME(swapper_pg_dir)
.equ SYMBOL_NAME(swapper_pg_dir), TEXTADDR - 0x8000 + SWAPPER_PGDIR_OFFSET
.section ".text.init",#alloc,#execinstr
ENTRY(stext)
ENTRY(_stext)
#ifdef CONFIG_ARCH_NETWINDER
/*
* Compatability cruft for old NetWinder NeTTroms. This
* code is currently scheduled for destruction in 2.5.xx
*/
.rept 8
mov r0, r0
.endr
adr r2, 1f
ldmdb r2, {r7, r8}
and r3, r2, #0xc000
teq r3, #0x8000
beq __entry
bic r3, r2, #0xc000
orr r3, r3, #0x8000
mov r0, r3
mov r4, #64
sub r5, r8, r7
b 1f
.word _stext
.word __bss_start
1:
.rept 4
ldmia r2!, {r6, r7, r8, r9}
stmia r3!, {r6, r7, r8, r9}
.endr
subs r4, r4, #64
bcs 1b
movs r4, r5
mov r5, #0
movne pc, r0
mov r0, #0
mov r1, #5
#endif
/*
* Entry point. Entry *must* be called with r0 == 0, with the MMU off.
* r1 contains the unique architecture number. See
* linux/arch/arm/kernel/setup.c machine_desc[] array for the complete
* list. If you require a new number, please follow the instructions
* given in Documentation/ARM-README.
*/
__entry: teq r0, #0
movne r0, #'i'
bne __error
bl __lookup_processor_type
teq r10, #0 @ invalid processor?
moveq r0, #'p'
beq __error
bl __lookup_architecture_type
teq r7, #0 @ invalid architecture?
moveq r0, #'a'
beq __error
bl __create_page_tables
adr lr, __aligned_call
add pc, r10, #12 @ flush caches (returns ctrl reg)
__switch_data: .long __mmap_switched
.long SYMBOL_NAME(__bss_start)
.long SYMBOL_NAME(_end)
.long SYMBOL_NAME(processor_id)
.long SYMBOL_NAME(__machine_arch_type)
.long SYMBOL_NAME(cr_alignment)
.long SYMBOL_NAME(init_task_union)+8192
/*
* This needs to be aligned to a cache line.
*/
.align 5
__aligned_call:
ldr lr, __switch_data
#ifdef CONFIG_ALIGNMENT_TRAP
orr r0, r0, #2 @ ...........A.
#endif
mcr p15, 0, r0, c1, c0
mov pc, lr
/*
* This code follows on after the page
* table switch and jump above.
*
* r0 = processor control register
* r1 = machine ID
* r9 = processor ID
*/
.align 5
__mmap_switched:
adr r3, __switch_data + 4
ldmia r3, {r4, r5, r6, r7, r8, sp} @ Setup stack
mov fp, #0 @ Clear BSS
1: cmp r4, r5
strcc fp, [r4],#4
bcc 1b
str r9, [r6] @ Save processor ID
str r1, [r7] @ Save machine type
bic r2, r0, #2 @ Clear 'A' bit
stmia r8, {r0, r2} @ Save control register values
b SYMBOL_NAME(start_kernel)
/*
* Setup the initial page tables. We only setup the barest
* amount which are required to get the kernel running, which
* generally means mapping in the kernel code.
*
* We only map in 2MB of RAM, which should be sufficient in
* all cases.
*
* r4 = physical address of page tables
* r5 = physical address of start of RAM
* r6 = physical IO address
* r7 = byte offset into page tables for IO
* r8 = page table flags
*/
__create_page_tables:
mov r0, r4
mov r3, #0
add r2, r0, #0x4000 @ Clear page table
1: str r3, [r0], #4
str r3, [r0], #4
str r3, [r0], #4
str r3, [r0], #4
teq r0, r2
bne 1b
/*
* map in two sections (2MB) for kernel.
* these are marked cacheable and bufferable.
*/
add r0, r4, #(TEXTADDR - 0x8000) >> 18
mov r3, #0x0c
orr r3, r3, r8
add r3, r3, r5
str r3, [r0], #4
add r3, r3, #1 << 20
str r3, [r0], #4
#ifdef CONFIG_DEBUG_LL
/*
* Map in IO space for serial debugging.
* This allows debug messages to be output
* via a serial before paging_init.
*/
add r0, r4, r7
orr r3, r6, r8
add r2, r0, #0x0800
1: str r3, [r0], #4
add r3, r3, #1 << 20
teq r0, r2
bne 1b
#ifdef CONFIG_ARCH_NETWINDER
teq r1, #5
bne 1f
add r0, r4, #0x3fc0
mov r3, #0x7c000000
orr r3, r3, r8
str r3, [r0], #4
add r3, r3, #1 << 20
str r3, [r0], #4
#endif
#endif
#ifdef CONFIG_ARCH_RPC
/*
* Map in screen at 0x02000000 & SCREEN2_BASE
* Similar reasons here - for debug. This is
* only for Acorn RiscPC architectures.
*/
teq r5, #0
addne r0, r4, #0x80 @ 02000000
movne r3, #0x02000000
orrne r3, r3, r8
strne r3, [r0]
addne r0, r4, #0x3600 @ d8000000
strne r3, [r0]
#endif
mov pc, lr
/*
* Exception handling. Something went wrong and we can't
* proceed. We ought to tell the user, but since we
* don't have any guarantee that we're even running on
* the right architecture, we do virtually nothing.
* r0 = ascii error character
*
* Generally, only serious errors cause this.
*/
__error:
#ifdef CONFIG_ARCH_RPC
/*
* Turn the screen red on a error - RiscPC only.
*/
mov r0, #0x02000000
mov r3, #0x11
orr r3, r3, r3, lsl #8
orr r3, r3, r3, lsl #16
str r3, [r0], #4
str r3, [r0], #4
str r3, [r0], #4
str r3, [r0], #4
#endif
1: mov r0, r0
b 1b
/*
* Read processor ID register (CP#15, CR0), and determine
* processor type.
*
* Returns:
* r5, r6, r7 corrupted
* r8 = page table flags
* r9 = processor ID
* r10 = pointer to processor structure
*/
__lookup_processor_type:
adr r5, 2f
ldmia r5, {r7, r9, r10}
sub r5, r5, r9
add r7, r7, r5
add r10, r10, r5
mrc p15, 0, r9, c0, c0 @ get processor id
1: ldmia r10, {r5, r6, r8} @ value, mask, mmuflags
eor r5, r5, r9
tst r5, r6
moveq pc, lr
add r10, r10, #36 @ sizeof(proc_info_list)
cmp r10, r7
blt 1b
mov r10, #0
mov pc, lr
2: .long __proc_info_end
.long 2b
.long __proc_info_begin
/*
* Lookup machine architecture
* r1 = machine architecture number
* Returns:
* r4 = physical address of page tables
* r5 = physical start address of RAM
* r6 = physical address of IO
* r7 = byte offset into page tables for IO
*/
__lookup_architecture_type:
cmp r1, #(__arch_types_end - __arch_types_start) / 16
bge 1f
adr r4, __arch_types_start
add r4, r4, r1, lsl #4
ldmia r4, {r4, r5, r6, r7}
add r4, r5, #SWAPPER_PGDIR_OFFSET
mov r7, r7, lsr #18
mov pc, lr
1: mov r7, #0
mov pc, lr
/*
* Machine parameters. Each machine requires 4 words, which are:
*
* word0: unused
* word1: physical start address of RAM
* word2: physical start address of IO
* word3: virtual start address of IO
*
* The IO mappings entered here are used to set up mappings
* required for debugging information to be shown to the user.
* paging_init() does the real page table initialisation.
*/
@ 0x00 - DEC EBSA110
__arch_types_start:
.long 0
.long 0
.long 0xe0000000
.long 0xe0000000
@ 0x01 - Acorn RiscPC
.long 0
.long 0x10000000
.long 0x03000000
.long 0xe0000000
@ 0x02 - Unused
.long 0
.long 0
.long 0xe0000000
.long 0xe0000000
@ 0x03 - NexusPCI
.long 0
.long 0x40000000
.long 0x10000000
.long 0xe0000000
@ 0x04 - DEC EBSA285
.long 0
.long 0
.long 0x24000000 @ I/O base address (0x42000000 -> 0xfe000000)
.long 0xe0000000
@ 0x05 - Rebel.com NetWinder
.long 0
.long 0
.long 0x24000000 @ I/O base address (0x42000000 -> 0xfe000000)
.long 0xe0000000
@ 0x06 - CATS
.long 0
.long 0
.long 0x24000000 @ I/O base address (0x42000000 -> 0xfe000000)
.long 0xe0000000
@ 0x07 - tbox
.long 0
.long 0x80000000
.long 0x00400000 @ Uart
.long 0xe0000000
@ 0x08 - DEC EBSA285 as co-processor
.long 0
.long 0
.long DC21285_ARMCSR_BASE @ Physical I/O base address
.long 0x7cf00000 @ Virtual I/O base address
@ 0x09 - CL-PS7110
.long 0
.long 0
.long 0
.long 0
@ 0x0a - Acorn Archimedes
.long 0
.long 0
.long 0
.long 0
@ 0x0b - Acorn A5000
.long 0
.long 0
.long 0
.long 0
@ 0x0c - Etoile
.long 0
.long 0
.long 0
.long 0
@ 0x0d - LaCie_NAS
.long 0
.long 0
.long 0
.long 0
@ 0x0e - CL-PS7500
.long 0
.long 0
.long 0
.long 0
@ 0x0f - Shark
.long 0
.long 0
.long 0
.long 0
__arch_types_end:
@ unknown - SA1100
.long 0
.long 0xc0000000
.long 0x80000000
.long 0xe0000000
|