summaryrefslogtreecommitdiffstats
path: root/arch/arm/nwfpe/fpmodule.inl
blob: 127b242184c374cd8737a98fd4fd1d423bab4030 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
/*
   NetWinder Floating Point Emulator
   (c) Rebel.com, 1998-1999

    Direct questions, comments to Scott Bambrough <scottb@netwinder.org>

    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation; either version 2 of the License, or
    (at your option) any later version.

    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
    along with this program; if not, write to the Free Software
    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
*/

/* Address of user registers on the kernel stack. */
extern unsigned int *userRegisters;

extern __inline__
unsigned int readRegister(const unsigned int nReg)
{
  /* Note: The CPU thinks it has dealt with the current instruction.  As
           a result the program counter has been advanced to the next
           instruction, and points 4 bytes beyond the actual instruction
           that caused the invalid instruction trap to occur.  We adjust
           for this in this routine.  LDF/STF instructions with Rn = PC
           depend on the PC being correct, as they use PC+8 in their 
           address calculations. */
  unsigned int val = userRegisters[nReg];
  if (REG_PC == nReg) val -= 4;
  return val;
}

extern __inline__
void writeRegister(const unsigned int nReg, const unsigned int val)
{
  userRegisters[nReg] = val;
}

extern __inline__
unsigned int readCPSR(void)
{
  return(readRegister(REG_CPSR));
}

extern __inline__
void writeCPSR(const unsigned int val)
{
  writeRegister(REG_CPSR,val);
}

extern __inline__
unsigned int readConditionCodes(void)
{
#ifdef __FPEM_TEST__
   return(0);
#else
   return(readCPSR() & CC_MASK);
#endif
}

extern __inline__
void writeConditionCodes(const unsigned int val)
{
  unsigned int rval;
  /*
   * Operate directly on userRegisters since
   * the CPSR may be the PC register itself.
   */
  rval = userRegisters[REG_CPSR] & ~CC_MASK;
  userRegisters[REG_CPSR] = rval | (val & CC_MASK);
}

extern __inline__
unsigned int readMemoryInt(unsigned int *pMem)
{
  return *pMem;
}