blob: 4de5130fbce3c453152b0353ce6514dc3540c46c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
/*
* console.c: SGI arcs console code.
*
* Copyright (C) 1996 David S. Miller (dm@sgi.com)
* Compability with board caches, Ulf Carlsson
*
* $Id: console.c,v 1.3 1999/10/09 00:00:57 ralf Exp $
*/
#include <linux/config.h>
#include <linux/init.h>
#include <asm/sgialib.h>
#include <asm/bcache.h>
/* The romvec is not compatible with board caches. Thus we disable it during
* romvec action. Since r4xx0.c is always compiled and linked with your kernel,
* this shouldn't cause any harm regardless what MIPS processor you have.
*
* The romvec write and read functions seem to interfere with the serial lines
* in some way. You should be careful with them.
*/
extern struct bcache_ops *bcops;
#ifdef CONFIG_SGI_PROM_CONSOLE
void prom_putchar(char c)
#else
void __init prom_putchar(char c)
#endif
{
long cnt;
char it = c;
bcops->bc_disable();
romvec->write(1, &it, 1, &cnt);
bcops->bc_enable();
}
#ifdef CONFIG_SGI_PROM_CONSOLE
char prom_getchar(void)
#else
char __init prom_getchar(void)
#endif
{
long cnt;
char c;
bcops->bc_disable();
romvec->read(0, &c, 1, &cnt);
bcops->bc_enable();
return c;
}
|
