1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
|
/*
* linux/arch/mips/kernel/proc.c
*
* Copyright (C) 1995, 1996 Ralf Baechle
*/
#include <linux/delay.h>
#include <linux/kernel.h>
#include <linux/sched.h>
#include <asm/bootinfo.h>
#include <asm/cpu.h>
#include <asm/mipsregs.h>
#include <asm/processor.h>
#include <asm/watch.h>
unsigned long unaligned_instructions;
unsigned int vced_count, vcei_count;
#if !defined(CONFIG_CPU_HAS_LLSC)
unsigned long ll_ops, sc_ops;
#endif
/*
* BUFFER is PAGE_SIZE bytes long.
*
* Currently /proc/cpuinfo is being abused to print data about the
* number of date/instruction cacheflushes.
*/
int get_cpuinfo(char *buffer)
{
char fmt [64];
const char *cpu_name[] = CPU_NAMES;
const char *mach_group_names[] = GROUP_NAMES;
const char *mach_unknown_names[] = GROUP_UNKNOWN_NAMES;
const char *mach_jazz_names[] = GROUP_JAZZ_NAMES;
const char *mach_dec_names[] = GROUP_DEC_NAMES;
const char *mach_arc_names[] = GROUP_ARC_NAMES;
const char *mach_sni_rm_names[] = GROUP_SNI_RM_NAMES;
const char *mach_acn_names[] = GROUP_ACN_NAMES;
const char *mach_sgi_names[] = GROUP_SGI_NAMES;
const char *mach_cobalt_names[] = GROUP_COBALT_NAMES;
const char *mach_nec_ddb_names[] = GROUP_NEC_DDB_NAMES;
const char *mach_baget_names[] = GROUP_BAGET_NAMES;
const char *mach_cosine_names[] = GROUP_COSINE_NAMES;
const char *mach_galileo_names[] = GROUP_GALILEO_NAMES;
const char *mach_momenco_names[] = GROUP_MOMENCO_NAMES;
const char *mach_ite_names[] = GROUP_ITE_NAMES;
const char *mach_philips_names[] = GROUP_PHILIPS_NAMES;
const char *mach_globespan_names[] = GROUP_GLOBESPAN_NAMES;
const char *mach_sibyte_names[] = GROUP_SIBYTE_NAMES;
const char *mach_toshiba_names[] = GROUP_TOSHIBA_NAMES;
const char *mach_alchemy_names[] = GROUP_ALCHEMY_NAMES;
const char **mach_group_to_name[] = { mach_unknown_names,
mach_jazz_names, mach_dec_names, mach_arc_names,
mach_sni_rm_names, mach_acn_names, mach_sgi_names,
mach_cobalt_names, mach_nec_ddb_names, mach_baget_names,
mach_cosine_names, mach_galileo_names, mach_momenco_names,
mach_ite_names, mach_philips_names, mach_globespan_names,
mach_sibyte_names, mach_toshiba_names, mach_alchemy_names};
unsigned int version = read_32bit_cp0_register(CP0_PRID);
int len;
len = sprintf(buffer, "cpu\t\t\t: MIPS\n");
len += sprintf(buffer + len, "cpu model\t\t: %s V%d.%d\n",
cpu_name[mips_cpu.cputype <= CPU_LAST ?
mips_cpu.cputype : CPU_UNKNOWN],
(version >> 4) & 0x0f, version & 0x0f);
len += sprintf(buffer + len, "system type\t\t: %s %s\n",
mach_group_names[mips_machgroup],
mach_group_to_name[mips_machgroup][mips_machtype]);
len += sprintf(buffer + len, "BogoMIPS\t\t: %lu.%02lu\n",
loops_per_jiffy/(500000/HZ),
(loops_per_jiffy/(5000/HZ)) % 100);
#if defined (__MIPSEB__)
len += sprintf(buffer + len, "byteorder\t\t: big endian\n");
#endif
#if defined (__MIPSEL__)
len += sprintf(buffer + len, "byteorder\t\t: little endian\n");
#endif
len += sprintf(buffer + len, "unaligned accesses\t: %lu\n",
unaligned_instructions);
len += sprintf(buffer + len, "wait instruction\t: %s\n",
cpu_wait ? "yes" : "no");
len += sprintf(buffer + len, "microsecond timers\t: %s\n",
(mips_cpu.options & MIPS_CPU_COUNTER) ? "yes" : "no");
len += sprintf(buffer + len, "extra interrupt vector\t: %s\n",
dedicated_iv_available ? "yes" : "no");
len += sprintf(buffer + len, "hardware watchpoint\t: %s\n",
watch_available ? "yes" : "no");
sprintf(fmt, "VCE%%c exceptions\t\t: %s\n",
(mips_cpu.options & MIPS_CPU_VCE) ? "%d" : "not available");
len += sprintf(buffer + len, fmt, 'D', vced_count);
len += sprintf(buffer + len, fmt, 'I', vcei_count);
#if !defined(CONFIG_CPU_HAS_LLSC)
len += sprintf(buffer + len, "ll emulations\t\t: %lu\n",
ll_ops);
len += sprintf(buffer + len, "sc emulations\t\t: %lu\n",
sc_ops);
#endif
return len;
}
void init_irq_proc(void)
{
/* Nothing, for now. */
}
|
