blob: 3c6e6aa4bbfcb1e3c3f9a80cdfa305173ce34cda (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
#ifndef __ASM_APIC_H
#define __ASM_APIC_H
#include <linux/config.h>
#include <asm/apicdef.h>
#define APIC_DEBUG 1
#ifdef CONFIG_X86_LOCAL_APIC
#if APIC_DEBUG
#define Dprintk(x...) printk(##x)
#else
#define Dprintk(x...)
#endif
/*
* Basic functions accessing APICs.
*/
extern __inline void apic_write(unsigned long reg, unsigned long v)
{
*((volatile unsigned long *)(APIC_BASE+reg))=v;
}
extern __inline unsigned long apic_read(unsigned long reg)
{
return *((volatile unsigned long *)(APIC_BASE+reg));
}
extern unsigned int apic_timer_irqs [NR_CPUS];
#ifdef CONFIG_X86_GOOD_APIC
# define FORCE_READ_AROUND_WRITE 0
# define apic_readaround(x)
#else
# define FORCE_READ_AROUND_WRITE 1
# define apic_readaround(x) apic_read(x)
#endif
#define apic_write_around(x,y) \
do { apic_readaround(x); apic_write(x,y); } while (0)
extern inline void ack_APIC_irq(void)
{
/* Clear the IPI */
apic_readaround(APIC_EOI);
/*
* on P6+ cores (CONFIG_X86_GOOD_APIC) ack_APIC_irq() actually
* gets compiled as a single instruction ... yummie.
*/
apic_write(APIC_EOI, 0); /* Docs say use 0 for future compatibility */
}
extern int get_maxlvt(void);
extern void disable_local_APIC (void);
extern void cache_APIC_registers (void);
extern void setup_local_APIC (void);
extern void init_apic_mappings(void);
extern void smp_local_timer_interrupt(struct pt_regs * regs);
extern void setup_APIC_clocks(void);
#endif
#endif
|
