blob: 018aa9de6e9de4b3605c3615174dd8b5755a9840 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
|
/* $Id$
*
* This file is subject to the terms and conditions of the GNU General Public
* License. See the file "COPYING" in the main directory of this archive
* for more details.
*
* Copyright (C) 1992 - 1997, 2000 Silicon Graphics, Inc.
* Copyright (C) 2000 by Colin Ngam
*/
#ifndef _ASM_SN_SN1_HUBNI_H
#define _ASM_SN_SN1_HUBNI_H
/************************************************************************
* *
* WARNING!!! WARNING!!! WARNING!!! WARNING!!! WARNING!!! *
* *
* This file is created by an automated script. Any (minimal) changes *
* made manually to this file should be made with care. *
* *
* MAKE ALL ADDITIONS TO THE END OF THIS FILE *
* *
************************************************************************/
#define NI_PORT_STATUS 0x00680000 /* LLP Status */
#define NI_PORT_RESET 0x00680008 /*
* Reset the Network
* Interface
*/
#define NI_RESET_ENABLE 0x00680010 /* Warm Reset Enable */
#define NI_DIAG_PARMS 0x00680018 /*
* Diagnostic
* Parameters
*/
#define NI_CHANNEL_CONTROL 0x00680020 /*
* Virtual channel
* control
*/
#define NI_CHANNEL_TEST 0x00680028 /* LLP Test Control. */
#define NI_PORT_PARMS 0x00680030 /* LLP Parameters */
#define NI_CHANNEL_AGE 0x00680038 /*
* Network age
* injection control
*/
#define NI_PORT_ERRORS 0x00680100 /* Errors */
#define NI_PORT_HEADER_A 0x00680108 /*
* Error Header first
* half
*/
#define NI_PORT_HEADER_B 0x00680110 /*
* Error Header second
* half
*/
#define NI_PORT_SIDEBAND 0x00680118 /* Error Sideband */
#define NI_PORT_ERROR_CLEAR 0x00680120 /*
* Clear the Error
* bits
*/
#define NI_LOCAL_TABLE_0 0x00681000 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_1 0x00681008 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_2 0x00681010 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_3 0x00681018 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_4 0x00681020 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_5 0x00681028 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_6 0x00681030 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_7 0x00681038 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_8 0x00681040 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_9 0x00681048 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_10 0x00681050 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_11 0x00681058 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_12 0x00681060 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_13 0x00681068 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_14 0x00681070 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_15 0x00681078 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_16 0x00681080 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_17 0x00681088 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_18 0x00681090 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_19 0x00681098 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_20 0x006810A0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_21 0x006810A8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_22 0x006810B0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_23 0x006810B8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_24 0x006810C0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_25 0x006810C8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_26 0x006810D0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_27 0x006810D8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_28 0x006810E0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_29 0x006810E8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_30 0x006810F0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_31 0x006810F8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_32 0x00681100 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_33 0x00681108 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_34 0x00681110 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_35 0x00681118 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_36 0x00681120 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_37 0x00681128 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_38 0x00681130 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_39 0x00681138 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_40 0x00681140 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_41 0x00681148 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_42 0x00681150 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_43 0x00681158 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_44 0x00681160 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_45 0x00681168 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_46 0x00681170 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_47 0x00681178 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_48 0x00681180 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_49 0x00681188 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_50 0x00681190 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_51 0x00681198 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_52 0x006811A0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_53 0x006811A8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_54 0x006811B0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_55 0x006811B8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_56 0x006811C0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_57 0x006811C8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_58 0x006811D0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_59 0x006811D8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_60 0x006811E0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_61 0x006811E8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_62 0x006811F0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_63 0x006811F8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_64 0x00681200 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_65 0x00681208 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_66 0x00681210 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_67 0x00681218 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_68 0x00681220 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_69 0x00681228 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_70 0x00681230 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_71 0x00681238 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_72 0x00681240 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_73 0x00681248 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_74 0x00681250 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_75 0x00681258 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_76 0x00681260 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_77 0x00681268 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_78 0x00681270 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_79 0x00681278 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_80 0x00681280 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_81 0x00681288 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_82 0x00681290 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_83 0x00681298 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_84 0x006812A0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_85 0x006812A8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_86 0x006812B0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_87 0x006812B8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_88 0x006812C0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_89 0x006812C8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_90 0x006812D0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_91 0x006812D8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_92 0x006812E0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_93 0x006812E8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_94 0x006812F0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_95 0x006812F8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_96 0x00681300 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_97 0x00681308 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_98 0x00681310 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_99 0x00681318 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_100 0x00681320 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_101 0x00681328 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_102 0x00681330 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_103 0x00681338 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_104 0x00681340 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_105 0x00681348 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_106 0x00681350 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_107 0x00681358 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_108 0x00681360 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_109 0x00681368 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_110 0x00681370 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_111 0x00681378 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_112 0x00681380 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_113 0x00681388 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_114 0x00681390 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_115 0x00681398 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_116 0x006813A0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_117 0x006813A8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_118 0x006813B0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_119 0x006813B8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_120 0x006813C0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_121 0x006813C8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_122 0x006813D0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_123 0x006813D8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_124 0x006813E0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_125 0x006813E8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_126 0x006813F0 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_LOCAL_TABLE_127 0x006813F8 /*
* Base of Local
* Mapping Table 0-127
*/
#define NI_GLOBAL_TABLE 0x00682000 /*
* Base of Global
* Mapping Table
*/
#ifdef _LANGUAGE_C
/************************************************************************
* *
* This register describes the LLP status. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_port_status_u {
bdrkreg_t ni_port_status_regval;
struct {
bdrkreg_t ps_port_status : 2;
bdrkreg_t ps_remote_power : 1;
bdrkreg_t ps_rsvd : 61;
} ni_port_status_fld_s;
} ni_port_status_u_t;
#else
typedef union ni_port_status_u {
bdrkreg_t ni_port_status_regval;
struct {
bdrkreg_t ps_rsvd : 61;
bdrkreg_t ps_remote_power : 1;
bdrkreg_t ps_port_status : 2;
} ni_port_status_fld_s;
} ni_port_status_u_t;
#endif
/************************************************************************
* *
* Writing this register issues a reset to the network interface. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_port_reset_u {
bdrkreg_t ni_port_reset_regval;
struct {
bdrkreg_t pr_link_reset_out : 1;
bdrkreg_t pr_port_reset : 1;
bdrkreg_t pr_local_reset : 1;
bdrkreg_t pr_rsvd : 61;
} ni_port_reset_fld_s;
} ni_port_reset_u_t;
#else
typedef union ni_port_reset_u {
bdrkreg_t ni_port_reset_regval;
struct {
bdrkreg_t pr_rsvd : 61;
bdrkreg_t pr_local_reset : 1;
bdrkreg_t pr_port_reset : 1;
bdrkreg_t pr_link_reset_out : 1;
} ni_port_reset_fld_s;
} ni_port_reset_u_t;
#endif
/************************************************************************
* *
* This register contains the warm reset enable bit. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_reset_enable_u {
bdrkreg_t ni_reset_enable_regval;
struct {
bdrkreg_t re_reset_ok : 1;
bdrkreg_t re_rsvd : 63;
} ni_reset_enable_fld_s;
} ni_reset_enable_u_t;
#else
typedef union ni_reset_enable_u {
bdrkreg_t ni_reset_enable_regval;
struct {
bdrkreg_t re_rsvd : 63;
bdrkreg_t re_reset_ok : 1;
} ni_reset_enable_fld_s;
} ni_reset_enable_u_t;
#endif
/************************************************************************
* *
* This register contains parameters for diagnostics. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_diag_parms_u {
bdrkreg_t ni_diag_parms_regval;
struct {
bdrkreg_t dp_send_data_error : 1;
bdrkreg_t dp_port_disable : 1;
bdrkreg_t dp_send_err_off : 1;
bdrkreg_t dp_rsvd : 61;
} ni_diag_parms_fld_s;
} ni_diag_parms_u_t;
#else
typedef union ni_diag_parms_u {
bdrkreg_t ni_diag_parms_regval;
struct {
bdrkreg_t dp_rsvd : 61;
bdrkreg_t dp_send_err_off : 1;
bdrkreg_t dp_port_disable : 1;
bdrkreg_t dp_send_data_error : 1;
} ni_diag_parms_fld_s;
} ni_diag_parms_u_t;
#endif
/************************************************************************
* *
* This register contains the virtual channel selection control for *
* outgoing messages from the Bedrock. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_channel_control_u {
bdrkreg_t ni_channel_control_regval;
struct {
bdrkreg_t cc_vch_one_request : 1;
bdrkreg_t cc_vch_two_request : 1;
bdrkreg_t cc_vch_nine_request : 1;
bdrkreg_t cc_vch_vector_request : 1;
bdrkreg_t cc_vch_one_reply : 1;
bdrkreg_t cc_vch_two_reply : 1;
bdrkreg_t cc_vch_nine_reply : 1;
bdrkreg_t cc_vch_vector_reply : 1;
bdrkreg_t cc_send_vch_sel : 1;
bdrkreg_t cc_rsvd : 55;
} ni_channel_control_fld_s;
} ni_channel_control_u_t;
#else
typedef union ni_channel_control_u {
bdrkreg_t ni_channel_control_regval;
struct {
bdrkreg_t cc_rsvd : 55;
bdrkreg_t cc_send_vch_sel : 1;
bdrkreg_t cc_vch_vector_reply : 1;
bdrkreg_t cc_vch_nine_reply : 1;
bdrkreg_t cc_vch_two_reply : 1;
bdrkreg_t cc_vch_one_reply : 1;
bdrkreg_t cc_vch_vector_request : 1;
bdrkreg_t cc_vch_nine_request : 1;
bdrkreg_t cc_vch_two_request : 1;
bdrkreg_t cc_vch_one_request : 1;
} ni_channel_control_fld_s;
} ni_channel_control_u_t;
#endif
/************************************************************************
* *
* This register allows access to the LLP test logic. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_channel_test_u {
bdrkreg_t ni_channel_test_regval;
struct {
bdrkreg_t ct_testseed : 20;
bdrkreg_t ct_testmask : 8;
bdrkreg_t ct_testdata : 20;
bdrkreg_t ct_testvalid : 1;
bdrkreg_t ct_testcberr : 1;
bdrkreg_t ct_testflit : 3;
bdrkreg_t ct_testclear : 1;
bdrkreg_t ct_testerrcapture : 1;
bdrkreg_t ct_rsvd : 9;
} ni_channel_test_fld_s;
} ni_channel_test_u_t;
#else
typedef union ni_channel_test_u {
bdrkreg_t ni_channel_test_regval;
struct {
bdrkreg_t ct_rsvd : 9;
bdrkreg_t ct_testerrcapture : 1;
bdrkreg_t ct_testclear : 1;
bdrkreg_t ct_testflit : 3;
bdrkreg_t ct_testcberr : 1;
bdrkreg_t ct_testvalid : 1;
bdrkreg_t ct_testdata : 20;
bdrkreg_t ct_testmask : 8;
bdrkreg_t ct_testseed : 20;
} ni_channel_test_fld_s;
} ni_channel_test_u_t;
#endif
/************************************************************************
* *
* This register contains LLP port parameters and enables for the *
* capture of header data. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_port_parms_u {
bdrkreg_t ni_port_parms_regval;
struct {
bdrkreg_t pp_max_burst : 10;
bdrkreg_t pp_null_timeout : 6;
bdrkreg_t pp_max_retry : 10;
bdrkreg_t pp_d_avail_sel : 2;
bdrkreg_t pp_rsvd_1 : 1;
bdrkreg_t pp_first_err_enable : 1;
bdrkreg_t pp_squash_err_enable : 1;
bdrkreg_t pp_vch_err_enable : 4;
bdrkreg_t pp_rsvd : 29;
} ni_port_parms_fld_s;
} ni_port_parms_u_t;
#else
typedef union ni_port_parms_u {
bdrkreg_t ni_port_parms_regval;
struct {
bdrkreg_t pp_rsvd : 29;
bdrkreg_t pp_vch_err_enable : 4;
bdrkreg_t pp_squash_err_enable : 1;
bdrkreg_t pp_first_err_enable : 1;
bdrkreg_t pp_rsvd_1 : 1;
bdrkreg_t pp_d_avail_sel : 2;
bdrkreg_t pp_max_retry : 10;
bdrkreg_t pp_null_timeout : 6;
bdrkreg_t pp_max_burst : 10;
} ni_port_parms_fld_s;
} ni_port_parms_u_t;
#endif
/************************************************************************
* *
* This register contains the age at which request and reply packets *
* are injected into the network. This feature allows replies to be *
* given a higher fixed priority than requests, which can be *
* important in some network saturation situations. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_channel_age_u {
bdrkreg_t ni_channel_age_regval;
struct {
bdrkreg_t ca_request_inject_age : 8;
bdrkreg_t ca_reply_inject_age : 8;
bdrkreg_t ca_rsvd : 48;
} ni_channel_age_fld_s;
} ni_channel_age_u_t;
#else
typedef union ni_channel_age_u {
bdrkreg_t ni_channel_age_regval;
struct {
bdrkreg_t ca_rsvd : 48;
bdrkreg_t ca_reply_inject_age : 8;
bdrkreg_t ca_request_inject_age : 8;
} ni_channel_age_fld_s;
} ni_channel_age_u_t;
#endif
/************************************************************************
* *
* This register contains latched LLP port and problematic message *
* errors. The contents are the same information as the *
* NI_PORT_ERROR_CLEAR register, but, in this register read accesses *
* are non-destructive. Bits [52:24] assert the NI interrupt. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_port_errors_u {
bdrkreg_t ni_port_errors_regval;
struct {
bdrkreg_t pe_sn_error_count : 8;
bdrkreg_t pe_cb_error_count : 8;
bdrkreg_t pe_retry_count : 8;
bdrkreg_t pe_tail_timeout : 4;
bdrkreg_t pe_fifo_overflow : 4;
bdrkreg_t pe_external_short : 4;
bdrkreg_t pe_external_long : 4;
bdrkreg_t pe_external_bad_header : 4;
bdrkreg_t pe_internal_short : 4;
bdrkreg_t pe_internal_long : 4;
bdrkreg_t pe_link_reset_in : 1;
bdrkreg_t pe_rsvd : 11;
} ni_port_errors_fld_s;
} ni_port_errors_u_t;
#else
typedef union ni_port_errors_u {
bdrkreg_t ni_port_errors_regval;
struct {
bdrkreg_t pe_rsvd : 11;
bdrkreg_t pe_link_reset_in : 1;
bdrkreg_t pe_internal_long : 4;
bdrkreg_t pe_internal_short : 4;
bdrkreg_t pe_external_bad_header : 4;
bdrkreg_t pe_external_long : 4;
bdrkreg_t pe_external_short : 4;
bdrkreg_t pe_fifo_overflow : 4;
bdrkreg_t pe_tail_timeout : 4;
bdrkreg_t pe_retry_count : 8;
bdrkreg_t pe_cb_error_count : 8;
bdrkreg_t pe_sn_error_count : 8;
} ni_port_errors_fld_s;
} ni_port_errors_u_t;
#endif
/************************************************************************
* *
* This register provides the sideband data associated with the *
* NI_PORT_HEADER registers and also additional data for error *
* processing. This register is not cleared on reset. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_port_sideband_u {
bdrkreg_t ni_port_sideband_regval;
struct {
bdrkreg_t ps_sideband : 8;
bdrkreg_t ps_bad_dest : 1;
bdrkreg_t ps_bad_prexsel : 1;
bdrkreg_t ps_rcv_error : 1;
bdrkreg_t ps_bad_message : 1;
bdrkreg_t ps_squash : 1;
bdrkreg_t ps_sn_status : 1;
bdrkreg_t ps_cb_status : 1;
bdrkreg_t ps_send_error : 1;
bdrkreg_t ps_vch_active : 4;
bdrkreg_t ps_rsvd : 44;
} ni_port_sideband_fld_s;
} ni_port_sideband_u_t;
#else
typedef union ni_port_sideband_u {
bdrkreg_t ni_port_sideband_regval;
struct {
bdrkreg_t ps_rsvd : 44;
bdrkreg_t ps_vch_active : 4;
bdrkreg_t ps_send_error : 1;
bdrkreg_t ps_cb_status : 1;
bdrkreg_t ps_sn_status : 1;
bdrkreg_t ps_squash : 1;
bdrkreg_t ps_bad_message : 1;
bdrkreg_t ps_rcv_error : 1;
bdrkreg_t ps_bad_prexsel : 1;
bdrkreg_t ps_bad_dest : 1;
bdrkreg_t ps_sideband : 8;
} ni_port_sideband_fld_s;
} ni_port_sideband_u_t;
#endif
/************************************************************************
* *
* This register contains latched LLP port and problematic message *
* errors. The contents are the same information as the *
* NI_PORT_ERROR_CLEAR register, but, in this register read accesses *
* are non-destructive. Bits [52:24] assert the NI interrupt. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_port_error_clear_u {
bdrkreg_t ni_port_error_clear_regval;
struct {
bdrkreg_t pec_sn_error_count : 8;
bdrkreg_t pec_cb_error_count : 8;
bdrkreg_t pec_retry_count : 8;
bdrkreg_t pec_tail_timeout : 4;
bdrkreg_t pec_fifo_overflow : 4;
bdrkreg_t pec_external_short : 4;
bdrkreg_t pec_external_long : 4;
bdrkreg_t pec_external_bad_header : 4;
bdrkreg_t pec_internal_short : 4;
bdrkreg_t pec_internal_long : 4;
bdrkreg_t pec_link_reset_in : 1;
bdrkreg_t pec_rsvd : 11;
} ni_port_error_clear_fld_s;
} ni_port_error_clear_u_t;
#else
typedef union ni_port_error_clear_u {
bdrkreg_t ni_port_error_clear_regval;
struct {
bdrkreg_t pec_rsvd : 11;
bdrkreg_t pec_link_reset_in : 1;
bdrkreg_t pec_internal_long : 4;
bdrkreg_t pec_internal_short : 4;
bdrkreg_t pec_external_bad_header : 4;
bdrkreg_t pec_external_long : 4;
bdrkreg_t pec_external_short : 4;
bdrkreg_t pec_fifo_overflow : 4;
bdrkreg_t pec_tail_timeout : 4;
bdrkreg_t pec_retry_count : 8;
bdrkreg_t pec_cb_error_count : 8;
bdrkreg_t pec_sn_error_count : 8;
} ni_port_error_clear_fld_s;
} ni_port_error_clear_u_t;
#endif
/************************************************************************
* *
* Lookup table for the next hop's exit port. The table entry *
* selection is based on the 7-bit LocalCube routing destination. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_local_table_0_u {
bdrkreg_t ni_local_table_0_regval;
struct {
bdrkreg_t lt0_next_exit_port : 4;
bdrkreg_t lt0_next_vch_lsb : 1;
bdrkreg_t lt0_rsvd : 59;
} ni_local_table_0_fld_s;
} ni_local_table_0_u_t;
#else
typedef union ni_local_table_0_u {
bdrkreg_t ni_local_table_0_regval;
struct {
bdrkreg_t lt0_rsvd : 59;
bdrkreg_t lt0_next_vch_lsb : 1;
bdrkreg_t lt0_next_exit_port : 4;
} ni_local_table_0_fld_s;
} ni_local_table_0_u_t;
#endif
/************************************************************************
* *
* Lookup table for the next hop's exit port. The table entry *
* selection is based on the 7-bit LocalCube routing destination. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_local_table_127_u {
bdrkreg_t ni_local_table_127_regval;
struct {
bdrkreg_t lt1_next_exit_port : 4;
bdrkreg_t lt1_next_vch_lsb : 1;
bdrkreg_t lt1_rsvd : 59;
} ni_local_table_127_fld_s;
} ni_local_table_127_u_t;
#else
typedef union ni_local_table_127_u {
bdrkreg_t ni_local_table_127_regval;
struct {
bdrkreg_t lt1_rsvd : 59;
bdrkreg_t lt1_next_vch_lsb : 1;
bdrkreg_t lt1_next_exit_port : 4;
} ni_local_table_127_fld_s;
} ni_local_table_127_u_t;
#endif
/************************************************************************
* *
* Lookup table for the next hop's exit port. The table entry *
* selection is based on the 1-bit MetaCube routing destination. *
* *
************************************************************************/
#ifdef LITTLE_ENDIAN
typedef union ni_global_table_u {
bdrkreg_t ni_global_table_regval;
struct {
bdrkreg_t gt_next_exit_port : 4;
bdrkreg_t gt_next_vch_lsb : 1;
bdrkreg_t gt_rsvd : 59;
} ni_global_table_fld_s;
} ni_global_table_u_t;
#else
typedef union ni_global_table_u {
bdrkreg_t ni_global_table_regval;
struct {
bdrkreg_t gt_rsvd : 59;
bdrkreg_t gt_next_vch_lsb : 1;
bdrkreg_t gt_next_exit_port : 4;
} ni_global_table_fld_s;
} ni_global_table_u_t;
#endif
#endif /* _LANGUAGE_C */
/************************************************************************
* *
* The following defines which were not formed into structures are *
* probably indentical to another register, and the name of the *
* register is provided against each of these registers. This *
* information needs to be checked carefully *
* *
* NI_LOCAL_TABLE_1 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_2 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_3 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_4 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_5 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_6 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_7 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_8 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_9 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_10 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_11 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_12 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_13 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_14 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_15 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_16 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_17 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_18 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_19 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_20 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_21 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_22 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_23 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_24 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_25 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_26 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_27 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_28 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_29 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_30 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_31 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_32 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_33 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_34 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_35 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_36 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_37 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_38 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_39 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_40 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_41 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_42 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_43 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_44 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_45 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_46 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_47 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_48 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_49 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_50 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_51 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_52 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_53 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_54 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_55 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_56 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_57 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_58 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_59 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_60 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_61 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_62 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_63 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_64 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_65 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_66 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_67 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_68 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_69 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_70 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_71 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_72 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_73 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_74 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_75 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_76 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_77 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_78 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_79 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_80 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_81 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_82 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_83 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_84 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_85 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_86 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_87 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_88 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_89 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_90 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_91 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_92 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_93 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_94 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_95 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_96 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_97 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_98 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_99 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_100 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_101 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_102 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_103 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_104 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_105 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_106 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_107 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_108 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_109 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_110 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_111 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_112 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_113 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_114 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_115 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_116 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_117 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_118 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_119 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_120 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_121 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_122 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_123 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_124 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_125 NI_LOCAL_TABLE_0 *
* NI_LOCAL_TABLE_126 NI_LOCAL_TABLE_0 *
* *
************************************************************************/
/************************************************************************
* *
* The following defines were not formed into structures *
* *
* This could be because the document did not contain details of the *
* register, or because the automated script did not recognize the *
* register details in the documentation. If these register need *
* structure definition, please create them manually *
* *
* NI_PORT_HEADER_A 0x680108 *
* NI_PORT_HEADER_B 0x680110 *
* *
************************************************************************/
/************************************************************************
* *
* MAKE ALL ADDITIONS AFTER THIS LINE *
* *
************************************************************************/
#endif /* _ASM_SN_SN1_HUBNI_H */
|