1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
|
/**************************************************************************
* *
* Copyright (C) 1992-1997, Silicon Graphics, Inc. *
* *
* These coded instructions, statements, and computer programs contain *
* unpublished proprietary information of Silicon Graphics, Inc., and *
* are protected by Federal copyright law. They may not be disclosed *
* to third parties or copied or duplicated in any form, in whole or *
* in part, without the prior written consent of Silicon Graphics, Inc. *
* *
**************************************************************************/
#ifndef __SYS_SN_INTR_H__
#define __SYS_SN_INTR_H__
/* Number of interrupt levels associated with each interrupt register. */
#define N_INTPEND_BITS 64
#define INT_PEND0_BASELVL 0
#define INT_PEND1_BASELVL 64
#define N_INTPENDJUNK_BITS 8
#define INTPENDJUNK_CLRBIT 0x80
#include <asm/sn/intr_public.h>
#if _LANGUAGE_C
/*
* Macros to manipulate the interrupt register on the calling hub chip.
*/
#define LOCAL_HUB_SEND_INTR(_level) LOCAL_HUB_S(PI_INT_PEND_MOD, \
(0x100|(_level)))
#define REMOTE_HUB_SEND_INTR(_hub, _level) \
REMOTE_HUB_S((_hub), PI_INT_PEND_MOD, (0x100|(_level)))
/*
* When clearing the interrupt, make sure this clear does make it
* to the hub. Otherwise we could end up losing interrupts.
* We do an uncached load of the int_pend0 register to ensure this.
*/
#define LOCAL_HUB_CLR_INTR(_level) \
LOCAL_HUB_S(PI_INT_PEND_MOD, (_level)), \
LOCAL_HUB_L(PI_INT_PEND0)
#define REMOTE_HUB_CLR_INTR(_hub, _level) \
REMOTE_HUB_S((_hub), PI_INT_PEND_MOD, (_level)), \
REMOTE_HUB_L((_hub), PI_INT_PEND0)
#else /* LANGUAGE_ASSEMBLY */
#endif /* LANGUAGE_C */
/*
* Hard-coded interrupt levels:
*/
/*
* L0 = SW1
* L1 = SW2
* L2 = INT_PEND0
* L3 = INT_PEND1
* L4 = RTC
* L5 = Profiling Timer
* L6 = Hub Errors
* L7 = Count/Compare (T5 counters)
*/
/* INT_PEND0 hard-coded bits. */
#ifdef SABLE
#define SDISK_INTR 63
#endif
#ifdef DEBUG_INTR_TSTAMP
/* hard coded interrupt level for interrupt latency test interrupt */
#define CPU_INTRLAT_B 62
#define CPU_INTRLAT_A 61
#endif
/* Hardcoded bits required by software. */
#define MSC_MESG_INTR 9
#define CPU_ACTION_B 8
#define CPU_ACTION_A 7
/* These are determined by hardware: */
#define CC_PEND_B 6
#define CC_PEND_A 5
#define UART_INTR 4
#define PG_MIG_INTR 3
#define GFX_INTR_B 2
#define GFX_INTR_A 1
#define RESERVED_INTR 0
/* INT_PEND1 hard-coded bits: */
#define MSC_PANIC_INTR 63
#define NI_ERROR_INTR 62
#define MD_COR_ERR_INTR 61
#define COR_ERR_INTR_B 60
#define COR_ERR_INTR_A 59
#define CLK_ERR_INTR 58
#define IO_ERROR_INTR 57 /* set up by prom */
#define DEBUG_INTR_B 55 /* used by symmon to stop all cpus */
#define DEBUG_INTR_A 54
#define BRIDGE_ERROR_INTR 53 /* Setup by PROM to catch Bridge Errors */
#define IP27_INTR_0 52 /* Reserved for PROM use */
#define IP27_INTR_1 51 /* (do not use in Kernel) */
#define IP27_INTR_2 50
#define IP27_INTR_3 49
#define IP27_INTR_4 48
#define IP27_INTR_5 47
#define IP27_INTR_6 46
#define IP27_INTR_7 45
#define TLB_INTR_B 44 /* used for tlb flush random */
#define TLB_INTR_A 43
#define LLP_PFAIL_INTR_B 42 /* see ml/SN/SN0/sysctlr.c */
#define LLP_PFAIL_INTR_A 41
#define NI_BRDCAST_ERR_B 40
#define NI_BRDCAST_ERR_A 39
#endif /* __SYS_SN_INTR_H__ */
|
