blob: ac5ac69fc18d0f8b8e187e821f7bac70642af74f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
#ifndef __ASM_HARDIRQ_H
#define __ASM_HARDIRQ_H
#include <asm/smp.h>
extern unsigned int ppc_local_irq_count[NR_CPUS];
/*
* Are we in an interrupt context? Either doing bottom half
* or hardware interrupt processing?
*/
#define in_interrupt() ({ int __cpu = smp_processor_id(); \
(ppc_local_irq_count[__cpu] + ppc_local_bh_count[__cpu] != 0); })
#ifndef __SMP__
#define hardirq_trylock(cpu) (ppc_local_irq_count[cpu] == 0)
#define hardirq_endlock(cpu) do { } while (0)
#define hardirq_enter(cpu) (ppc_local_irq_count[cpu]++)
#define hardirq_exit(cpu) (ppc_local_irq_count[cpu]--)
#define synchronize_irq() do { } while (0)
#else /* __SMP__ */
#include <asm/atomic.h>
extern unsigned char global_irq_holder;
extern unsigned volatile int global_irq_lock;
extern atomic_t global_irq_count;
static inline void release_irqlock(int cpu)
{
/* if we didn't own the irq lock, just ignore.. */
if (global_irq_holder == (unsigned char) cpu) {
global_irq_holder = NO_PROC_ID;
clear_bit(0,&global_irq_lock);
}
}
static inline void hardirq_enter(int cpu)
{
++ppc_local_irq_count[cpu];
atomic_inc(&global_irq_count);
}
static inline void hardirq_exit(int cpu)
{
atomic_dec(&global_irq_count);
--ppc_local_irq_count[cpu];
}
static inline int hardirq_trylock(int cpu)
{
return !atomic_read(&global_irq_count) && !test_bit(0,&global_irq_lock);
}
#define hardirq_endlock(cpu) do { } while (0)
extern void synchronize_irq(void);
#endif /* __SMP__ */
#endif /* __ASM_HARDIRQ_H */
|
