1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
|
/* softirq.h: 32-bit Sparc soft IRQ support.
*
* Copyright (C) 1997 David S. Miller (davem@caip.rutgers.edu)
* Copyright (C) 1998-99 Anton Blanchard (anton@progsoc.uts.edu.au)
*/
#ifndef __SPARC_SOFTIRQ_H
#define __SPARC_SOFTIRQ_H
#include <linux/tasks.h> /* For NR_CPUS */
#include <asm/atomic.h>
#include <asm/smp.h>
#include <asm/hardirq.h>
#define get_active_bhs() (bh_mask & bh_active)
#ifdef __SMP__
extern unsigned int local_bh_count[NR_CPUS];
/*
* The locking mechanism for base handlers, to prevent re-entrancy,
* is entirely private to an implementation, it should not be
* referenced at all outside of this file.
*/
extern atomic_t global_bh_lock;
extern spinlock_t global_bh_count;
extern spinlock_t sparc_bh_lock;
extern void synchronize_bh(void);
static inline void clear_active_bhs(unsigned int mask)
{
unsigned long flags;
spin_lock_irqsave(&sparc_bh_lock, flags);
bh_active &= ~(mask);
spin_unlock_irqrestore(&sparc_bh_lock, flags);
}
extern inline void init_bh(int nr, void (*routine)(void))
{
unsigned long flags;
spin_lock_irqsave(&sparc_bh_lock, flags);
bh_base[nr] = routine;
atomic_set(&bh_mask_count[nr], 0);
bh_mask |= 1 << nr;
spin_unlock_irqrestore(&sparc_bh_lock, flags);
}
extern inline void remove_bh(int nr)
{
unsigned long flags;
spin_lock_irqsave(&sparc_bh_lock, flags);
bh_mask &= ~(1 << nr);
bh_base[nr] = NULL;
spin_unlock_irqrestore(&sparc_bh_lock, flags);
}
extern inline void mark_bh(int nr)
{
unsigned long flags;
spin_lock_irqsave(&sparc_bh_lock, flags);
bh_active |= (1 << nr);
spin_unlock_irqrestore(&sparc_bh_lock, flags);
}
/*
* These use a mask count to correctly handle
* nested disable/enable calls
*/
extern inline void disable_bh(int nr)
{
unsigned long flags;
spin_lock_irqsave(&sparc_bh_lock, flags);
bh_mask &= ~(1 << nr);
atomic_inc(&bh_mask_count[nr]);
spin_unlock_irqrestore(&sparc_bh_lock, flags);
synchronize_bh();
}
extern inline void enable_bh(int nr)
{
unsigned long flags;
spin_lock_irqsave(&sparc_bh_lock, flags);
if (atomic_dec_and_test(&bh_mask_count[nr]))
bh_mask |= 1 << nr;
spin_unlock_irqrestore(&sparc_bh_lock, flags);
}
static inline void start_bh_atomic(void)
{
atomic_inc(&global_bh_lock);
synchronize_bh();
}
static inline void end_bh_atomic(void)
{
atomic_dec(&global_bh_lock);
}
/* These are for the IRQs testing the lock */
static inline int softirq_trylock(int cpu)
{
if (spin_trylock(&global_bh_count)) {
if (atomic_read(&global_bh_lock) == 0 &&
local_bh_count[cpu] == 0) {
++local_bh_count[cpu];
return 1;
}
spin_unlock(&global_bh_count);
}
return 0;
}
static inline void softirq_endlock(int cpu)
{
local_bh_count[cpu]--;
spin_unlock(&global_bh_count);
}
#define local_bh_disable() (local_bh_count[smp_processor_id()]++)
#define local_bh_enable() (local_bh_count[smp_processor_id()]--)
#else
extern unsigned int local_bh_count;
#define clear_active_bhs(x) (bh_active &= ~(x))
#define mark_bh(nr) (bh_active |= (1 << (nr)))
/* These are for the irq's testing the lock */
#define softirq_trylock(cpu) (local_bh_count ? 0 : (local_bh_count=1))
#define softirq_endlock(cpu) (local_bh_count = 0)
#define synchronize_bh() barrier()
#define local_bh_disable() (local_bh_count++)
#define local_bh_enable() (local_bh_count--)
/*
* These use a mask count to correctly handle
* nested disable/enable calls
*/
extern inline void disable_bh(int nr)
{
bh_mask &= ~(1 << nr);
atomic_inc(&bh_mask_count[nr]);
synchronize_bh();
}
extern inline void enable_bh(int nr)
{
if (atomic_dec_and_test(&bh_mask_count[nr]))
bh_mask |= 1 << nr;
}
extern inline void init_bh(int nr, void (*routine)(void))
{
bh_base[nr] = routine;
atomic_set(&bh_mask_count[nr], 0);
bh_mask |= 1 << nr;
}
extern inline void remove_bh(int nr)
{
bh_mask &= ~(1 << nr);
mb();
bh_base[nr] = NULL;
}
extern inline void start_bh_atomic(void)
{
local_bh_count++;
barrier();
}
extern inline void end_bh_atomic(void)
{
barrier();
local_bh_count--;
}
#endif /* SMP */
#endif /* __SPARC_SOFTIRQ_H */
|
