summaryrefslogtreecommitdiffstats
path: root/arch/mips64/sgi-ip27/ip27-irq.c
diff options
context:
space:
mode:
authorLeo Dagum <dagum@engr.sgi.com>2000-02-10 05:58:56 +0000
committerLeo Dagum <dagum@engr.sgi.com>2000-02-10 05:58:56 +0000
commit1f41140cdc718accc9b0eb15fda56c9aa3ce3025 (patch)
treec38e1ccdf84c6149b70365ed682b09c6eb7a1cf4 /arch/mips64/sgi-ip27/ip27-irq.c
parent1c7762792ff162236c3af1663d12fcb9f9bd10f0 (diff)
Fixed bridge_init() so we can boot either origin200 or origin2000.
Diffstat (limited to 'arch/mips64/sgi-ip27/ip27-irq.c')
-rw-r--r--arch/mips64/sgi-ip27/ip27-irq.c8
1 files changed, 7 insertions, 1 deletions
diff --git a/arch/mips64/sgi-ip27/ip27-irq.c b/arch/mips64/sgi-ip27/ip27-irq.c
index a7869a602..7f5a36f97 100644
--- a/arch/mips64/sgi-ip27/ip27-irq.c
+++ b/arch/mips64/sgi-ip27/ip27-irq.c
@@ -1,4 +1,4 @@
-/* $Id: ip27-irq.c,v 1.4 2000/01/31 19:48:11 kanoj Exp $
+/* $Id: ip27-irq.c,v 1.5 2000/02/04 07:40:24 ralf Exp $
*
* ip27-irq.c: Highlevel interrupt handling for IP27 architecture.
*
@@ -231,9 +231,15 @@ static void bridge_init(void)
/* Hmm... IRIX sets additional bits in the address which are
documented as reserved in the bridge docs ... */
bridge->b_int_mode = 0x0; /* Don't clear ints */
+#if 0
bridge->b_wid_int_upper = 0x000a8000; /* Ints to node 0 */
bridge->b_wid_int_lower = 0x01000090;
bridge->b_dir_map = 0xa00000; /* DMA */
+#endif /* shouldn't lower= 0x01800090 ??? */
+ bridge->b_wid_int_upper = 0x00098000; /* Ints to node 0 */
+ bridge->b_wid_int_lower = 0x01800090;
+ bridge->b_dir_map = 0x900000; /* DMA */
+
bridge->b_int_enable = 0;
bridge->b_widget.w_tflush; /* Flush */
set_cp0_status(SRB_DEV0 | SRB_DEV1, SRB_DEV0 | SRB_DEV1);